JPS5969850A - 図的言語を用いた回路シミユレ−シヨン方法 - Google Patents

図的言語を用いた回路シミユレ−シヨン方法

Info

Publication number
JPS5969850A
JPS5969850A JP57179601A JP17960182A JPS5969850A JP S5969850 A JPS5969850 A JP S5969850A JP 57179601 A JP57179601 A JP 57179601A JP 17960182 A JP17960182 A JP 17960182A JP S5969850 A JPS5969850 A JP S5969850A
Authority
JP
Japan
Prior art keywords
data
circuit
input
diagram
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57179601A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6235145B2 (enrdf_load_stackoverflow
Inventor
Hironori Terada
浩詔 寺田
Katsuhiko Asada
勝彦 浅田
Hiroaki Nishikawa
博昭 西川
Toshiya Okamoto
俊弥 岡本
Takeshi Tokura
戸倉　毅
Masahisa Shimizu
清水　雅久
Kazuo Kamimura
上村　一穂
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Sharp Corp
Sanyo Electric Co Ltd
Sanyo Denki Co Ltd
Panasonic Holdings Corp
Original Assignee
Mitsubishi Electric Corp
Sharp Corp
Sanyo Electric Co Ltd
Sanyo Denki Co Ltd
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp, Sharp Corp, Sanyo Electric Co Ltd, Sanyo Denki Co Ltd, Matsushita Electric Industrial Co Ltd filed Critical Mitsubishi Electric Corp
Priority to JP57179601A priority Critical patent/JPS5969850A/ja
Publication of JPS5969850A publication Critical patent/JPS5969850A/ja
Publication of JPS6235145B2 publication Critical patent/JPS6235145B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/26—Functional testing
    • G06F11/261—Functional testing by simulating additional hardware, e.g. fault simulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • Management, Administration, Business Operations System, And Electronic Commerce (AREA)
JP57179601A 1982-10-13 1982-10-13 図的言語を用いた回路シミユレ−シヨン方法 Granted JPS5969850A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57179601A JPS5969850A (ja) 1982-10-13 1982-10-13 図的言語を用いた回路シミユレ−シヨン方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57179601A JPS5969850A (ja) 1982-10-13 1982-10-13 図的言語を用いた回路シミユレ−シヨン方法

Publications (2)

Publication Number Publication Date
JPS5969850A true JPS5969850A (ja) 1984-04-20
JPS6235145B2 JPS6235145B2 (enrdf_load_stackoverflow) 1987-07-30

Family

ID=16068590

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57179601A Granted JPS5969850A (ja) 1982-10-13 1982-10-13 図的言語を用いた回路シミユレ−シヨン方法

Country Status (1)

Country Link
JP (1) JPS5969850A (enrdf_load_stackoverflow)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6267667A (ja) * 1985-09-20 1987-03-27 Toshiba Corp 管網図デ−タ入力装置
JP2011215966A (ja) * 2010-03-31 2011-10-27 Toshiba Solutions Corp 開発支援プログラム、開発支援装置およびシステム開発方法

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6267667A (ja) * 1985-09-20 1987-03-27 Toshiba Corp 管網図デ−タ入力装置
JP2011215966A (ja) * 2010-03-31 2011-10-27 Toshiba Solutions Corp 開発支援プログラム、開発支援装置およびシステム開発方法

Also Published As

Publication number Publication date
JPS6235145B2 (enrdf_load_stackoverflow) 1987-07-30

Similar Documents

Publication Publication Date Title
JP2862886B2 (ja) Ａｓｉｃ用計算機支援設計システム
JP3118592B2 (ja) よりハイレベルのビヘイビア指向のデスクリプションから回路又は装置の構造上のデスクリプションを生成する方法
US6023568A (en) Extracting accurate and efficient timing models of latch-based designs
CN112613259B (zh) 片上系统后仿真方法、装置及电子设备
JPS633344B2 (enrdf_load_stackoverflow)
US5790830A (en) Extracting accurate and efficient timing models of latch-based designs
Shapiro Validation of a VLSI chip using hierarchical colored Petri nets
JP2014510338A (ja) 混合言語シミュレーション
JP4221730B2 (ja) 回路連言標準形生成方法及び回路連言標準形生成装置並びにハザードチェック方法及びハザードチェック装置
JPS5969850A (ja) 図的言語を用いた回路シミユレ−シヨン方法
WO2001035283A2 (en) System for performing parallel circuit simulation in a high level description language
JPS5969861A (ja) デイジタル回路シミユレ−シヨン装置
US4815016A (en) High speed logical circuit simulator
Parasch et al. Development and application of a designer oriented cyclic simulator
US8090564B1 (en) Automatic generation of transaction level bus simulation instructions from bus protocol
JPS60173483A (ja) 論理回路シミュレーション装置
CN114035767B (zh) 一种tec-xp16组合逻辑控制器指令设计方法
Lin et al. Hierarchical optimization of asynchronous circuits
US20250005253A1 (en) Field-programmable gate array (fpga) modular implementation
JP2845154B2 (ja) 論理シミュレーション用モデルの作成方法
Nattrass et al. Some computer aided engineering system design principles
JP3048969B2 (ja) サイクルベースシミュレータ
Udugama et al. Students' experimental processor: a processor integrated with different types of architectures for educational purposes
CN117271429A (zh) 一种fpga异构加速计算系统及方法
CN120805811A (en) Standardized design method for heterogeneous integrated core particle system