JPS6234716B2 - - Google Patents

Info

Publication number
JPS6234716B2
JPS6234716B2 JP56116008A JP11600881A JPS6234716B2 JP S6234716 B2 JPS6234716 B2 JP S6234716B2 JP 56116008 A JP56116008 A JP 56116008A JP 11600881 A JP11600881 A JP 11600881A JP S6234716 B2 JPS6234716 B2 JP S6234716B2
Authority
JP
Japan
Prior art keywords
film
crystal
substrate
polycrystalline
single crystal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56116008A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5820794A (ja
Inventor
Seiichi Iwamatsu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seiko Epson Corp
Original Assignee
Seiko Epson Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko Epson Corp filed Critical Seiko Epson Corp
Priority to JP56116008A priority Critical patent/JPS5820794A/ja
Priority to NLAANVRAGE8202526,A priority patent/NL188550C/xx
Priority to GB08218306A priority patent/GB2104723B/en
Priority to DE19823224604 priority patent/DE3224604A1/de
Publication of JPS5820794A publication Critical patent/JPS5820794A/ja
Priority to US06/723,708 priority patent/US4576851A/en
Publication of JPS6234716B2 publication Critical patent/JPS6234716B2/ja
Priority to HK890/87A priority patent/HK89087A/xx
Priority to US07/171,370 priority patent/USRE33096E/en
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02656—Special treatments
    • H01L21/02664—Aftertreatments
    • H01L21/02667—Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth
    • H01L21/02689—Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth using particle beams
    • H10P14/2922—
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02436—Intermediate layers between substrates and deposited layers
    • H01L21/02439—Materials
    • H01L21/02488—Insulating materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02521—Materials
    • H01L21/02524—Group 14 semiconducting materials
    • H01L21/02532—Silicon, silicon germanium, germanium
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76202—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
    • H01L21/76205—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO in a region being recessed from the surface, e.g. in a recess, groove, tub or trench region
    • H01L21/76208—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO in a region being recessed from the surface, e.g. in a recess, groove, tub or trench region using auxiliary pillars in the recessed region, e.g. to form LOCOS over extended areas
    • H10P14/2905—
    • H10P14/2921—
    • H10P14/3238—
    • H10P14/3244—
    • H10P14/3411—
    • H10P14/3458—
    • H10P14/3808—
    • H10P14/3818—
    • H10P14/382—
    • H10P34/42—

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Recrystallisation Techniques (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)
JP56116008A 1981-07-02 1981-07-24 半導体基板の製造方法 Granted JPS5820794A (ja)

Priority Applications (7)

Application Number Priority Date Filing Date Title
JP56116008A JPS5820794A (ja) 1981-07-24 1981-07-24 半導体基板の製造方法
NLAANVRAGE8202526,A NL188550C (nl) 1981-07-02 1982-06-22 Werkwijze voor het vervaardigen van een halfgeleidersubstraat.
GB08218306A GB2104723B (en) 1981-07-02 1982-06-24 Semiconductor substrate and method of manufacturing the same
DE19823224604 DE3224604A1 (de) 1981-07-02 1982-07-01 Halbleitersubstrat und verfahren zur herstellung einer monokristallinen schicht
US06/723,708 US4576851A (en) 1981-07-02 1985-04-16 Semiconductor substrate
HK890/87A HK89087A (en) 1981-07-24 1987-11-26 Method of manufacturing semiconductor substrate and substrate so manufactured
US07/171,370 USRE33096E (en) 1981-07-02 1988-03-17 Semiconductor substrate

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56116008A JPS5820794A (ja) 1981-07-24 1981-07-24 半導体基板の製造方法

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP9943888A Division JPS63285184A (ja) 1988-04-22 1988-04-22 単結晶膜の製造方法

Publications (2)

Publication Number Publication Date
JPS5820794A JPS5820794A (ja) 1983-02-07
JPS6234716B2 true JPS6234716B2 (Direct) 1987-07-28

Family

ID=14676540

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56116008A Granted JPS5820794A (ja) 1981-07-02 1981-07-24 半導体基板の製造方法

Country Status (2)

Country Link
JP (1) JPS5820794A (Direct)
HK (1) HK89087A (Direct)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6051688A (ja) * 1983-08-29 1985-03-23 Nippon Hoso Kyokai <Nhk> 不純物の偏析方法
JPS60159631U (ja) * 1984-04-03 1985-10-23 株式会社　オリエント総業 帯状物のマ−キング装置

Also Published As

Publication number Publication date
JPS5820794A (ja) 1983-02-07
HK89087A (en) 1987-12-04

Similar Documents

Publication Publication Date Title
Lam et al. Single Crystal Silicon‐on‐Oxide by a Scanning CW Laser Induced Lateral Seeding Process
KR900003255B1 (ko) 단결정막의 제조 방법
US4576851A (en) Semiconductor substrate
US4444620A (en) Growth of oriented single crystal semiconductor on insulator
JPS6234716B2 (Direct)
JP2898360B2 (ja) 半導体膜の製造方法
JPS59148322A (ja) 半導体装置の製造方法
JPS5983993A (ja) 単結晶半導体層の成長方法
JPS58139423A (ja) ラテラルエピタキシヤル成長法
JP2692138B2 (ja) 単結晶薄膜の製造方法
JPH0236052B2 (Direct)
JPH0524113B2 (Direct)
JPH0442358B2 (Direct)
JP2532252B2 (ja) Ｓｏｉ基板の製造方法
JPH0136972B2 (Direct)
JP2695462B2 (ja) 結晶性半導体膜及びその形成方法
JPH0334847B2 (Direct)
JPS5853823A (ja) 半導体装置の製造方法
JPS5886716A (ja) 単結晶半導体膜形成法
JPH0562898A (ja) 単結晶膜の製造方法
JPS61203630A (ja) 半導体ウェーハとその製造方法
JPS6219046B2 (Direct)
JPS6126598A (ja) ゲルマニウム薄膜結晶の製造方法
JPS6265410A (ja) 単結晶薄膜形成方法
JPS63285184A (ja) 単結晶膜の製造方法