JPS6234130B2 - - Google Patents

Info

Publication number
JPS6234130B2
JPS6234130B2 JP16970282A JP16970282A JPS6234130B2 JP S6234130 B2 JPS6234130 B2 JP S6234130B2 JP 16970282 A JP16970282 A JP 16970282A JP 16970282 A JP16970282 A JP 16970282A JP S6234130 B2 JPS6234130 B2 JP S6234130B2
Authority
JP
Japan
Prior art keywords
film
insulating film
type
silicon
opening
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP16970282A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5961031A (ja
Inventor
Hisaaki Aizaki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
National Institute of Advanced Industrial Science and Technology AIST
Original Assignee
Agency of Industrial Science and Technology
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Agency of Industrial Science and Technology filed Critical Agency of Industrial Science and Technology
Priority to JP16970282A priority Critical patent/JPS5961031A/ja
Publication of JPS5961031A publication Critical patent/JPS5961031A/ja
Publication of JPS6234130B2 publication Critical patent/JPS6234130B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02367Substrates
    • H01L21/0237Materials
    • H01L21/02373Group 14 semiconducting materials
    • H01L21/02381Silicon, silicon germanium, germanium
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/02521Materials
    • H01L21/02524Group 14 semiconducting materials
    • H01L21/02532Silicon, silicon germanium, germanium
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02612Formation types
    • H01L21/02617Deposition types
    • H01L21/0262Reduction or decomposition of gaseous compounds, e.g. CVD
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02612Formation types
    • H01L21/02617Deposition types
    • H01L21/02636Selective deposition, e.g. simultaneous growth of mono- and non-monocrystalline semiconductor materials
    • H01L21/02639Preparation of substrate for selective deposition

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Materials Engineering (AREA)
JP16970282A 1982-09-30 1982-09-30 半導体薄膜の製造方法 Granted JPS5961031A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP16970282A JPS5961031A (ja) 1982-09-30 1982-09-30 半導体薄膜の製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16970282A JPS5961031A (ja) 1982-09-30 1982-09-30 半導体薄膜の製造方法

Publications (2)

Publication Number Publication Date
JPS5961031A JPS5961031A (ja) 1984-04-07
JPS6234130B2 true JPS6234130B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1987-07-24

Family

ID=15891294

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16970282A Granted JPS5961031A (ja) 1982-09-30 1982-09-30 半導体薄膜の製造方法

Country Status (1)

Country Link
JP (1) JPS5961031A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2629637B1 (fr) * 1988-04-05 1990-11-16 Thomson Csf Procede de realisation d'une alternance de couches de materiau semiconducteur monocristallin et de couches de materiau isolant
FR2645345A1 (fr) * 1989-03-31 1990-10-05 Thomson Csf Procede de modulation dirigee de la composition ou du dopage de semi-conducteurs, notamment pour la realisation de composants electroniques monolithiques de type planar, utilisation et produits correspondants

Also Published As

Publication number Publication date
JPS5961031A (ja) 1984-04-07

Similar Documents

Publication Publication Date Title
US4760036A (en) Process for growing silicon-on-insulator wafers using lateral epitaxial growth with seed window oxidation
JPH02156552A (ja) 半導体装置およびその製造方法
JPH0645431A (ja) Ulsi技法で製造される集積回路にプレーナ化された準測微的溝を形成するためのプロセス
US5326715A (en) Method for forming a field oxide film of a semiconductor device
KR960005552B1 (ko) 반도체 소자의 분리막 형성 방법
US5525536A (en) Method for producing SOI substrate and semiconductor device using the same
US6506663B1 (en) Method for producing an SOI wafer
JPH0697400A (ja) Soiウェーハ及びその製造方法
JPS60257541A (ja) 半導体装置の製造方法
JPS6234130B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH05849B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH0199230A (ja) 分離領域形成方法
CN1257609A (zh) 制造平面沟槽的方法
JPS6047239B2 (ja) 単結晶シリコン薄膜の製造方法
JPH05121321A (ja) シリコンの結晶成長法
JP2722823B2 (ja) 多結晶Si膜の選択堆積方法
JPH10284588A (ja) 半導体装置の製造方法
JP2692918B2 (ja) 半導体装置の製造方法
JPH0258248A (ja) 半導体装置の製造方法
JPS63217640A (ja) 半導体装置の素子分離形成方法
KR100199007B1 (ko) 필드산화막 형성과 트랜치 형성이 혼합된 소자 격리방법
JPH05304150A (ja) 半導体集積回路装置の製造方法
JP3206944B2 (ja) 半導体装置
JPS6320018B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH05175121A (ja) Soi基板の製法および半導体装置