JPS6233432A - リ−ドフレ−ム押圧器 - Google Patents
リ−ドフレ−ム押圧器Info
- Publication number
- JPS6233432A JPS6233432A JP60173020A JP17302085A JPS6233432A JP S6233432 A JPS6233432 A JP S6233432A JP 60173020 A JP60173020 A JP 60173020A JP 17302085 A JP17302085 A JP 17302085A JP S6233432 A JPS6233432 A JP S6233432A
- Authority
- JP
- Japan
- Prior art keywords
- lead frame
- pusher
- presser
- chip
- main body
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000002093 peripheral effect Effects 0.000 abstract 2
- 238000003825 pressing Methods 0.000 description 7
- 238000004519 manufacturing process Methods 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 238000005520 cutting process Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 244000144992 flock Species 0.000 description 1
- 238000003754 machining Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/687—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches
- H01L21/68714—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches the wafers being placed on a susceptor, stage or support
- H01L21/68778—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches the wafers being placed on a susceptor, stage or support characterised by supporting substrates others than wafers, e.g. chips
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/68—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for positioning, orientation or alignment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05554—Shape in top view being square
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Wire Bonding (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60173020A JPS6233432A (ja) | 1985-08-06 | 1985-08-06 | リ−ドフレ−ム押圧器 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60173020A JPS6233432A (ja) | 1985-08-06 | 1985-08-06 | リ−ドフレ−ム押圧器 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6233432A true JPS6233432A (ja) | 1987-02-13 |
JPH0446453B2 JPH0446453B2 (enrdf_load_html_response) | 1992-07-30 |
Family
ID=15952717
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP60173020A Granted JPS6233432A (ja) | 1985-08-06 | 1985-08-06 | リ−ドフレ−ム押圧器 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6233432A (enrdf_load_html_response) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH03233947A (ja) * | 1990-02-09 | 1991-10-17 | Fujitsu Ltd | リードフレームインナーリード押え治具 |
KR20020069885A (ko) * | 2001-02-28 | 2002-09-05 | 앰코 테크놀로지 코리아 주식회사 | 반도체패키지용 클램프 |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5288970U (enrdf_load_html_response) * | 1975-12-26 | 1977-07-02 | ||
JPS60113438A (ja) * | 1983-11-24 | 1985-06-19 | Nec Corp | ベ−スリボン保持機構 |
-
1985
- 1985-08-06 JP JP60173020A patent/JPS6233432A/ja active Granted
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5288970U (enrdf_load_html_response) * | 1975-12-26 | 1977-07-02 | ||
JPS60113438A (ja) * | 1983-11-24 | 1985-06-19 | Nec Corp | ベ−スリボン保持機構 |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH03233947A (ja) * | 1990-02-09 | 1991-10-17 | Fujitsu Ltd | リードフレームインナーリード押え治具 |
KR20020069885A (ko) * | 2001-02-28 | 2002-09-05 | 앰코 테크놀로지 코리아 주식회사 | 반도체패키지용 클램프 |
Also Published As
Publication number | Publication date |
---|---|
JPH0446453B2 (enrdf_load_html_response) | 1992-07-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS6233432A (ja) | リ−ドフレ−ム押圧器 | |
JP2617218B2 (ja) | 半導体部品の製造方法及びその製造方法に使用するリードフレーム | |
US5432680A (en) | Electronic assembly including lead terminals spaced apart in two different modes | |
CN214757156U (zh) | 一种热管理晶粒焊接过炉治具 | |
KR940006508B1 (ko) | 광반도체제조장치 | |
JP2731584B2 (ja) | リードフレーム及びこれを用いた電子部品パッケージの製造方法 | |
JPH0456159A (ja) | リードフレームへのテープ貼着装置 | |
JPS61287212A (ja) | 電子部品用リ−ドフレ−ム | |
JPH03233947A (ja) | リードフレームインナーリード押え治具 | |
JPH0442934Y2 (enrdf_load_html_response) | ||
JPH01204381A (ja) | リード端子の半田付け方法およびリードフレーム | |
JPH11330333A (ja) | 高耐圧ダイオードの製造方法 | |
JPH083019Y2 (ja) | リードフレーム | |
JPS6049617A (ja) | リ−ド線付きのチップ部品 | |
JPS61255043A (ja) | 電子部品装置 | |
KR950004376Y1 (ko) | 지그 | |
JP2904185B2 (ja) | 電子部品のリ−ド成形装置 | |
JPS6182451A (ja) | Icパツケ−ジのリ−ド曲げ加工方法 | |
JPH02129870A (ja) | ジグザグインライン型電子部品 | |
JPH03169059A (ja) | 半導体素子パッケージ | |
JPS63236337A (ja) | 樹脂封止型半導体装置の製造方法 | |
JPS6248091A (ja) | プリント板実装部品のリ−ド端子構造 | |
JPH07106798A (ja) | 部品端子の曲がり矯正方法 | |
JPS646532B2 (enrdf_load_html_response) | ||
JPH06204392A (ja) | Icのパッケージ |