JPS6232830B2 - - Google Patents
Info
- Publication number
- JPS6232830B2 JPS6232830B2 JP56066707A JP6670781A JPS6232830B2 JP S6232830 B2 JPS6232830 B2 JP S6232830B2 JP 56066707 A JP56066707 A JP 56066707A JP 6670781 A JP6670781 A JP 6670781A JP S6232830 B2 JPS6232830 B2 JP S6232830B2
- Authority
- JP
- Japan
- Prior art keywords
- control
- line
- command
- section
- word
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000012545 processing Methods 0.000 claims description 21
- 238000004891 communication Methods 0.000 claims description 6
- 238000012546 transfer Methods 0.000 description 19
- 238000010586 diagram Methods 0.000 description 8
- 230000004913 activation Effects 0.000 description 5
- 238000000034 method Methods 0.000 description 3
- 238000013500 data storage Methods 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 230000007257 malfunction Effects 0.000 description 2
- 230000005540 biological transmission Effects 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000010365 information processing Effects 0.000 description 1
- 230000002401 inhibitory effect Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/10—Program control for peripheral devices
- G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
- G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computer And Data Communications (AREA)
- Communication Control (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56066707A JPS57182241A (en) | 1981-04-30 | 1981-04-30 | Communication controlling-processing device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56066707A JPS57182241A (en) | 1981-04-30 | 1981-04-30 | Communication controlling-processing device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS57182241A JPS57182241A (en) | 1982-11-10 |
JPS6232830B2 true JPS6232830B2 (fr) | 1987-07-16 |
Family
ID=13323666
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56066707A Granted JPS57182241A (en) | 1981-04-30 | 1981-04-30 | Communication controlling-processing device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57182241A (fr) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1621754B1 (fr) | 2004-07-26 | 2013-04-24 | Honda Motor Co., Ltd. | Dispositif de starter automatique pour carburateur |
-
1981
- 1981-04-30 JP JP56066707A patent/JPS57182241A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS57182241A (en) | 1982-11-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7234049B2 (en) | Computer system with NAND flash memory for booting and storage | |
US5159671A (en) | Data transfer unit for small computer system with simultaneous transfer to two memories and error detection and rewrite to substitute address | |
US7111134B2 (en) | Subsystem and subsystem processing method | |
KR910005997B1 (ko) | 데이타 처리장치에 있어서 오퍼레이팅 시스템 슈퍼바이저 방법 및 장치 | |
US20100169546A1 (en) | Flash memory access circuit | |
EP0335812B1 (fr) | Système d'initialisation pour processeur secondaire | |
US4956770A (en) | Method and device to execute two instruction sequences in an order determined in advance | |
EP0287600B1 (fr) | Procede et dispositif permettant d'executer deux sequences d'instruction dans un ordre determine a l'avance | |
JPS6232830B2 (fr) | ||
JPS6319058A (ja) | メモリ装置 | |
JP3131844B2 (ja) | 端末装置及び端末装置のメモリ・ダンプ転送方式 | |
JP2587468B2 (ja) | ロツクデータ設定装置 | |
JPH11353120A (ja) | 磁気ディスク装置およびライトデータのバックアップ方法 | |
JPS58154043A (ja) | 情報処理装置 | |
JP2737495B2 (ja) | 入出力制御装置 | |
JPH0648453B2 (ja) | 周辺装置初期化制御方式 | |
JPS6238746B2 (fr) | ||
JPH06139215A (ja) | 二重化eepromを持つ制御装置 | |
JPS6332642A (ja) | 情報処理装置 | |
JPH0473177B2 (fr) | ||
JPS5987556A (ja) | パリテイ・チエツク装置 | |
JPS5985564A (ja) | デイスクコントロ−ル装置 | |
JPH0315217B2 (fr) | ||
JPS6125260A (ja) | 内蔵プログラムによる二重蓄積処理方式 | |
JPH0578052B2 (fr) |