JPS6231820B2 - - Google Patents
Info
- Publication number
- JPS6231820B2 JPS6231820B2 JP56076864A JP7686481A JPS6231820B2 JP S6231820 B2 JPS6231820 B2 JP S6231820B2 JP 56076864 A JP56076864 A JP 56076864A JP 7686481 A JP7686481 A JP 7686481A JP S6231820 B2 JPS6231820 B2 JP S6231820B2
- Authority
- JP
- Japan
- Prior art keywords
- lead frame
- electrode side
- ceramic substrate
- pattern
- common electrode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W99/00—Subject matter not provided for in other groups of this subclass
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/751—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
- H10W90/756—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked lead frame, conducting package substrate or heat sink
Landscapes
- Wire Bonding (AREA)
- Die Bonding (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56076864A JPS57192042A (en) | 1981-05-21 | 1981-05-21 | Fixing method for semiconductor element |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56076864A JPS57192042A (en) | 1981-05-21 | 1981-05-21 | Fixing method for semiconductor element |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS57192042A JPS57192042A (en) | 1982-11-26 |
| JPS6231820B2 true JPS6231820B2 (enExample) | 1987-07-10 |
Family
ID=13617510
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP56076864A Granted JPS57192042A (en) | 1981-05-21 | 1981-05-21 | Fixing method for semiconductor element |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS57192042A (enExample) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6278751U (enExample) * | 1985-11-06 | 1987-05-20 | ||
| JP2911409B2 (ja) * | 1996-07-22 | 1999-06-23 | 株式会社日立製作所 | 半導体装置 |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5226167A (en) * | 1975-08-25 | 1977-02-26 | Hitachi Ltd | Connection method of the aluminium wires with the layer conductive |
-
1981
- 1981-05-21 JP JP56076864A patent/JPS57192042A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS57192042A (en) | 1982-11-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR910002035B1 (ko) | 반도체 장치와 그 제조 방법 | |
| US6482674B1 (en) | Semiconductor package having metal foil die mounting plate | |
| US5841183A (en) | Chip resistor having insulating body with a continuous resistance layer and semiconductor device | |
| JP2000058739A (ja) | 半導体装置およびその製造に用いるリードフレーム | |
| JPS6231820B2 (enExample) | ||
| JPH05218129A (ja) | 樹脂封止型半導体装置及びその製造方法 | |
| JPH11340609A (ja) | プリント配線板、および単位配線板の製造方法 | |
| JPH0473297B2 (enExample) | ||
| JPH0416462Y2 (enExample) | ||
| JPH0719876B2 (ja) | 半導体装置 | |
| JPH04114455A (ja) | 半導体装置及びその実装構造 | |
| JPH06132441A (ja) | 樹脂封止型半導体装置及びその製造方法 | |
| JP3451516B2 (ja) | 電子部品およびその製造方法並びにろう付け方法 | |
| JP6722745B2 (ja) | チップホルダ付きリードフレーム構造 | |
| JPH09129796A (ja) | 半導体装置 | |
| JPH03109760A (ja) | 半導体装置 | |
| JPH0357619B2 (enExample) | ||
| GB2147457A (en) | Encapsulated semiconductor device with composite conductive leads | |
| JPS58134450A (ja) | 半導体装置およびその製造方法 | |
| KR970002136B1 (ko) | 반도체 패키지 | |
| JP2564694B2 (ja) | 半導体素子の製造方法 | |
| JPH06342873A (ja) | 半導体装置の製造方法 | |
| JPH0897329A (ja) | 電子部品搭載装置 | |
| JPH06120396A (ja) | 半導体装置 | |
| JP4608810B2 (ja) | 表面実装型の半導体装置 |