JPS57192042A - Fixing method for semiconductor element - Google Patents
Fixing method for semiconductor elementInfo
- Publication number
- JPS57192042A JPS57192042A JP56076864A JP7686481A JPS57192042A JP S57192042 A JPS57192042 A JP S57192042A JP 56076864 A JP56076864 A JP 56076864A JP 7686481 A JP7686481 A JP 7686481A JP S57192042 A JPS57192042 A JP S57192042A
- Authority
- JP
- Japan
- Prior art keywords
- frames
- tie bar
- lead frames
- semiconductor element
- bonded
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W99/00—Subject matter not provided for in other groups of this subclass
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/751—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
- H10W90/756—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked lead frame, conducting package substrate or heat sink
Landscapes
- Wire Bonding (AREA)
- Die Bonding (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56076864A JPS57192042A (en) | 1981-05-21 | 1981-05-21 | Fixing method for semiconductor element |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56076864A JPS57192042A (en) | 1981-05-21 | 1981-05-21 | Fixing method for semiconductor element |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS57192042A true JPS57192042A (en) | 1982-11-26 |
| JPS6231820B2 JPS6231820B2 (enExample) | 1987-07-10 |
Family
ID=13617510
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP56076864A Granted JPS57192042A (en) | 1981-05-21 | 1981-05-21 | Fixing method for semiconductor element |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS57192042A (enExample) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6278751U (enExample) * | 1985-11-06 | 1987-05-20 | ||
| JPH08330345A (ja) * | 1996-07-22 | 1996-12-13 | Hitachi Ltd | 半導体装置 |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5226167A (en) * | 1975-08-25 | 1977-02-26 | Hitachi Ltd | Connection method of the aluminium wires with the layer conductive |
-
1981
- 1981-05-21 JP JP56076864A patent/JPS57192042A/ja active Granted
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5226167A (en) * | 1975-08-25 | 1977-02-26 | Hitachi Ltd | Connection method of the aluminium wires with the layer conductive |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6278751U (enExample) * | 1985-11-06 | 1987-05-20 | ||
| JPH08330345A (ja) * | 1996-07-22 | 1996-12-13 | Hitachi Ltd | 半導体装置 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6231820B2 (enExample) | 1987-07-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE59301896D1 (de) | Verfahren zum Herstellen von Widerständen aus Verbundmaterial und insbesondere nach diesem Verfahren hergestellte Widerstände | |
| EP0182184A3 (en) | Process for the bubble-free bonding of a large-area semiconductor component to a substrate by soldering | |
| EP0895281A4 (en) | TWO-STAGE STANDING BUMPER FOR SEMICONDUCTOR CHIP AND ITS MANUFACTURE | |
| US5723902A (en) | Surface mounting type electronic component | |
| JPS57192042A (en) | Fixing method for semiconductor element | |
| JPH0312942A (ja) | 半導体装置の封止方法および半導体チップ | |
| JPS6131629B2 (enExample) | ||
| JPH0233959A (ja) | 半導体装置用リードフレーム | |
| JPS5588346A (en) | Packaging method for semiconductor element | |
| JP2523512Y2 (ja) | フラットパッケ−ジ型ic | |
| JPH04268739A (ja) | 半導体装置の製造方法 | |
| JP2822496B2 (ja) | プリント配線板へのリードピンの半田付け方法 | |
| JPS63278264A (ja) | Mosfetモジユ−ル | |
| JPS56148840A (en) | Mounting structure for ic | |
| JPH05144816A (ja) | フエイスダウンボンデイング方法 | |
| JPS5792840A (en) | Semiconductor assembling parts | |
| JPS6491118A (en) | Liquid crystal display element mounting flip chip | |
| KR960006416Y1 (ko) | 인쇄회로 기판의 디핑(Dipping) 솔더링(Soldering)용 지그 | |
| JPS6362333A (ja) | フリツプチツプの半田接続方法 | |
| JPS6471136A (en) | Semiconductor device | |
| JPH04280663A (ja) | 半導体装置およびその実装方法 | |
| JPS6228780Y2 (enExample) | ||
| JPS57197843A (en) | Lead pin for integrated circuit device | |
| JPS6427236A (en) | Wire bonding method | |
| JPS6472537A (en) | Solder bump carrier |