JPS6228621B2 - - Google Patents
Info
- Publication number
- JPS6228621B2 JPS6228621B2 JP56057662A JP5766281A JPS6228621B2 JP S6228621 B2 JPS6228621 B2 JP S6228621B2 JP 56057662 A JP56057662 A JP 56057662A JP 5766281 A JP5766281 A JP 5766281A JP S6228621 B2 JPS6228621 B2 JP S6228621B2
- Authority
- JP
- Japan
- Prior art keywords
- synchronization pattern
- synchronization
- pattern
- circuit
- bit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/04—Speed or phase control by synchronisation signals
- H04L7/041—Speed or phase control by synchronisation signals using special codes as synchronising signal
- H04L7/042—Detectors therefor, e.g. correlators, state machines
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Time-Division Multiplex Systems (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56057662A JPS57171862A (en) | 1981-04-16 | 1981-04-16 | Synchronizing circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56057662A JPS57171862A (en) | 1981-04-16 | 1981-04-16 | Synchronizing circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS57171862A JPS57171862A (en) | 1982-10-22 |
| JPS6228621B2 true JPS6228621B2 (en:Method) | 1987-06-22 |
Family
ID=13062107
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP56057662A Granted JPS57171862A (en) | 1981-04-16 | 1981-04-16 | Synchronizing circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS57171862A (en:Method) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2010168176A (ja) * | 2009-01-23 | 2010-08-05 | Ricoh Co Ltd | シート積載トレイ、スタック装置及び画像形成装置 |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS60213149A (ja) * | 1984-04-06 | 1985-10-25 | Nec Corp | 同期回路 |
| EP0348174A3 (en) * | 1988-06-23 | 1991-05-22 | Bio-Rad Laboratories, Inc. | Sperm antibody test |
-
1981
- 1981-04-16 JP JP56057662A patent/JPS57171862A/ja active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2010168176A (ja) * | 2009-01-23 | 2010-08-05 | Ricoh Co Ltd | シート積載トレイ、スタック装置及び画像形成装置 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS57171862A (en) | 1982-10-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR840001031A (ko) | 비디오신호와 동기로 마이크로처리기를 동작시키기 위한 방법 및 장치 | |
| US4777542A (en) | Data recording method | |
| JPH0418387B2 (en:Method) | ||
| JPS6228621B2 (en:Method) | ||
| JPH05300114A (ja) | マルチフレーム同期多点監視回路 | |
| US3816764A (en) | Binary sequence generator | |
| JP2755477B2 (ja) | ピーク値検出回路 | |
| JPH06326698A (ja) | ディジタル信号を同期化する方法及び装置 | |
| JPH0645936A (ja) | アナログ・デジタル変換方式 | |
| JPS6332303B2 (en:Method) | ||
| JP2535947B2 (ja) | マルチフレ―ム同期回路 | |
| JPS5931899B2 (ja) | 同期パルス発生回路 | |
| JPS61214633A (ja) | ス−パ−・フレ−ムの同期方式 | |
| JP2873494B2 (ja) | 符号誤り測定装置 | |
| JPH0514215Y2 (en:Method) | ||
| JPH01123336A (ja) | 論理シミュレーション方式 | |
| SU1356251A1 (ru) | Устройство выделени циклового синхросигнала | |
| SU1506555A1 (ru) | Устройство передачи сообщений | |
| JP3104604B2 (ja) | タイミング発生回路 | |
| SU1243119A1 (ru) | Способ преобразовани последовательности пр моугольных импульсов напр жени и устройство дл его осуществлени | |
| SU570207A1 (ru) | Устройство дл передачи цифровых многоканальных сообщений | |
| SU1256227A1 (ru) | Устройство формировани блоков информации с префиксным синхросигналом | |
| JPH01196931A (ja) | 同期検出回路 | |
| JPS6256042A (ja) | マルチフレ−ム同期回路 | |
| JPH01182775A (ja) | トリガ復調方式 |