JPS62233927A - 4値2値変換回路 - Google Patents
4値2値変換回路Info
- Publication number
- JPS62233927A JPS62233927A JP61077602A JP7760286A JPS62233927A JP S62233927 A JPS62233927 A JP S62233927A JP 61077602 A JP61077602 A JP 61077602A JP 7760286 A JP7760286 A JP 7760286A JP S62233927 A JPS62233927 A JP S62233927A
- Authority
- JP
- Japan
- Prior art keywords
- value
- circuit
- logical value
- logic
- logical
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- NPOJQCVWMSKXDN-UHFFFAOYSA-N Dacthal Chemical compound COC(=O)C1=C(Cl)C(Cl)=C(C(=O)OC)C(Cl)=C1Cl NPOJQCVWMSKXDN-UHFFFAOYSA-N 0.000 title abstract 9
- 230000008054 signal transmission Effects 0.000 abstract description 2
- 238000006243 chemical reaction Methods 0.000 description 5
- 238000010586 diagram Methods 0.000 description 4
- 230000000694 effects Effects 0.000 description 2
- 230000005540 biological transmission Effects 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
Landscapes
- Logic Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61077602A JPS62233927A (ja) | 1986-04-03 | 1986-04-03 | 4値2値変換回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61077602A JPS62233927A (ja) | 1986-04-03 | 1986-04-03 | 4値2値変換回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS62233927A true JPS62233927A (ja) | 1987-10-14 |
| JPH0547130B2 JPH0547130B2 (enExample) | 1993-07-15 |
Family
ID=13638486
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP61077602A Granted JPS62233927A (ja) | 1986-04-03 | 1986-04-03 | 4値2値変換回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS62233927A (enExample) |
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH03117917A (ja) * | 1989-09-29 | 1991-05-20 | Nec Kansai Ltd | 論理集積回路 |
| CN104320127A (zh) * | 2014-11-14 | 2015-01-28 | 浙江工商大学 | 一种qc转换为bc13的cmos电路单元 |
| CN104320126A (zh) * | 2014-11-14 | 2015-01-28 | 浙江工商大学 | Qc变换bc21的电路单元 |
| CN104320128A (zh) * | 2014-11-14 | 2015-01-28 | 浙江工商大学 | 一种基于cmos的qbc23电路 |
| CN104333370A (zh) * | 2014-11-14 | 2015-02-04 | 浙江工商大学 | 基于四二值时钟的qbc20电路 |
| CN104579310A (zh) * | 2014-11-14 | 2015-04-29 | 浙江工商大学 | 基于cmos的qb32模块电路单元 |
| JP2015135627A (ja) * | 2014-01-17 | 2015-07-27 | セイコーインスツル株式会社 | ボルテージレギュレータおよび半導体装置 |
-
1986
- 1986-04-03 JP JP61077602A patent/JPS62233927A/ja active Granted
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH03117917A (ja) * | 1989-09-29 | 1991-05-20 | Nec Kansai Ltd | 論理集積回路 |
| JP2015135627A (ja) * | 2014-01-17 | 2015-07-27 | セイコーインスツル株式会社 | ボルテージレギュレータおよび半導体装置 |
| CN104320127A (zh) * | 2014-11-14 | 2015-01-28 | 浙江工商大学 | 一种qc转换为bc13的cmos电路单元 |
| CN104320126A (zh) * | 2014-11-14 | 2015-01-28 | 浙江工商大学 | Qc变换bc21的电路单元 |
| CN104320128A (zh) * | 2014-11-14 | 2015-01-28 | 浙江工商大学 | 一种基于cmos的qbc23电路 |
| CN104333370A (zh) * | 2014-11-14 | 2015-02-04 | 浙江工商大学 | 基于四二值时钟的qbc20电路 |
| CN104579310A (zh) * | 2014-11-14 | 2015-04-29 | 浙江工商大学 | 基于cmos的qb32模块电路单元 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0547130B2 (enExample) | 1993-07-15 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH01204138A (ja) | 演算回路 | |
| US4760289A (en) | Two-level differential cascode current switch masterslice | |
| US4749886A (en) | Reduced parallel EXCLUSIVE or and EXCLUSIVE NOR gate | |
| US5764081A (en) | Null convention interface circuits | |
| JPS62233927A (ja) | 4値2値変換回路 | |
| JPH03201623A (ja) | 信号レベル変換のためのアーキテクチャ | |
| US4916653A (en) | Adder using multi-state logic | |
| JPH0287283A (ja) | 半導体集積回路装置 | |
| EP0881778A2 (en) | Ternary signal input circuit | |
| US5623434A (en) | Structure and method of using an arithmetic and logic unit for carry propagation stage of a multiplier | |
| US4798980A (en) | Booth's conversion circuit | |
| JPS57132268A (en) | Digital signal processing circuit | |
| JPS6126326A (ja) | 半導体集積回路内伝送方式 | |
| Choi et al. | New data encoding method with a multi-value logic for low power asynchronous circuit design | |
| JPS60253315A (ja) | 可変遅延回路 | |
| JPS6016984Y2 (ja) | インタフエイス回路 | |
| JPS59133757A (ja) | シリアルデ−タ転送方法 | |
| SU1488787A1 (ru) | Четырехвходовый одноразрядный сумматор | |
| KR0175980B1 (ko) | 공유버스의 비순차적인 데이타 순서화 방법 및 장치 | |
| JPH04215125A (ja) | キャリセレクトアダー | |
| JPH05336174A (ja) | 多値・デジタル混在システム | |
| SU900454A1 (ru) | Цифрова полупроводникова интегральна схема с трем состо ни ми на выходе | |
| SU1136144A1 (ru) | Преобразователь кода Гре в двоичный код | |
| JPS6143815A (ja) | 初期設定方式 | |
| JPH0766732A (ja) | 符号変換装置 |