JPS62226639A - 半導体装置の合せずれ検出方法 - Google Patents
半導体装置の合せずれ検出方法Info
- Publication number
- JPS62226639A JPS62226639A JP6992286A JP6992286A JPS62226639A JP S62226639 A JPS62226639 A JP S62226639A JP 6992286 A JP6992286 A JP 6992286A JP 6992286 A JP6992286 A JP 6992286A JP S62226639 A JPS62226639 A JP S62226639A
- Authority
- JP
- Japan
- Prior art keywords
- misalignment
- conductive layer
- contact hole
- insulating film
- branch
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
- Electron Beam Exposure (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP6992286A JPS62226639A (ja) | 1986-03-28 | 1986-03-28 | 半導体装置の合せずれ検出方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP6992286A JPS62226639A (ja) | 1986-03-28 | 1986-03-28 | 半導体装置の合せずれ検出方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS62226639A true JPS62226639A (ja) | 1987-10-05 |
| JPH0435907B2 JPH0435907B2 (en:Method) | 1992-06-12 |
Family
ID=13416665
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP6992286A Granted JPS62226639A (ja) | 1986-03-28 | 1986-03-28 | 半導体装置の合せずれ検出方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS62226639A (en:Method) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100490277B1 (ko) * | 1996-07-26 | 2005-08-05 | 소니 가부시끼 가이샤 | 얼라인먼트에러측정방법및얼라인먼트에러측정패턴 |
| JP2013211445A (ja) * | 2012-03-30 | 2013-10-10 | Fujitsu Semiconductor Ltd | 半導体装置用試験素子 |
-
1986
- 1986-03-28 JP JP6992286A patent/JPS62226639A/ja active Granted
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100490277B1 (ko) * | 1996-07-26 | 2005-08-05 | 소니 가부시끼 가이샤 | 얼라인먼트에러측정방법및얼라인먼트에러측정패턴 |
| JP2013211445A (ja) * | 2012-03-30 | 2013-10-10 | Fujitsu Semiconductor Ltd | 半導体装置用試験素子 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0435907B2 (en:Method) | 1992-06-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4516071A (en) | Split-cross-bridge resistor for testing for proper fabrication of integrated circuits | |
| US5051690A (en) | Apparatus and method for detecting vertically propagated defects in integrated circuits | |
| US3808527A (en) | Alignment determining system | |
| US6221681B1 (en) | On-chip misalignment indication | |
| US6080597A (en) | Test pattern structure for measuring misalignment in semiconductor device fabrication process and method for measuring misalignment | |
| KR100381151B1 (ko) | 위치맞춤검출용 반도체장치 | |
| JP2718380B2 (ja) | 半導体装置の電気特性検査パターン及び検査方法 | |
| KR20010107108A (ko) | 실리사이드막 제조공정의 평가를 위한 시험 패턴의 구조 | |
| JPS62226639A (ja) | 半導体装置の合せずれ検出方法 | |
| US6623996B2 (en) | Method of measuring contact alignment in a semiconductor device including an integrated circuit | |
| JP2001291754A (ja) | 導電性プラグ抵抗測定用パターンを有する半導体素子およびプロセス評価方法 | |
| JPH10335229A (ja) | マスクの合わせずれ評価用テストパターン | |
| JPS6286741A (ja) | パタ−ンの位置合わせずれ量評価方法 | |
| JPH0499015A (ja) | 半導体装置の製造方法 | |
| JPH01143335A (ja) | 抵抗測定素子 | |
| JPH0230173B2 (en:Method) | ||
| JPS62137837A (ja) | フオトリソグラフイの精度測定パタ−ン | |
| JPS61224429A (ja) | 半導体装置の合せずれ検出装置 | |
| JPS6333665A (ja) | コンタクト抵抗測定パタ−ン | |
| KR0169760B1 (ko) | 반도체 소자의 테스트 패턴 | |
| JP2890682B2 (ja) | 半導体装置 | |
| JP2000114335A (ja) | 半導体装置の測定方法 | |
| JPS63227033A (ja) | 半導体装置のマスク合せ偏差検出法 | |
| JPS62126648A (ja) | 半導体装置及びその評価方法 | |
| KR19990025636A (ko) | 반도체 소자의 비아콘택홀 저항 측정방법 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| LAPS | Cancellation because of no payment of annual fees |