JPS62211746A - メモリ読出し方式 - Google Patents
メモリ読出し方式Info
- Publication number
- JPS62211746A JPS62211746A JP61054158A JP5415886A JPS62211746A JP S62211746 A JPS62211746 A JP S62211746A JP 61054158 A JP61054158 A JP 61054158A JP 5415886 A JP5415886 A JP 5415886A JP S62211746 A JPS62211746 A JP S62211746A
- Authority
- JP
- Japan
- Prior art keywords
- read
- memory
- register
- shift
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 claims description 13
- 238000010586 diagram Methods 0.000 description 7
- 238000007796 conventional method Methods 0.000 description 2
- 230000003111 delayed effect Effects 0.000 description 1
- 230000004044 response Effects 0.000 description 1
Landscapes
- Debugging And Monitoring (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP61054158A JPS62211746A (ja) | 1986-03-12 | 1986-03-12 | メモリ読出し方式 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP61054158A JPS62211746A (ja) | 1986-03-12 | 1986-03-12 | メモリ読出し方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS62211746A true JPS62211746A (ja) | 1987-09-17 |
JPH0439098B2 JPH0439098B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1992-06-26 |
Family
ID=12962737
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP61054158A Granted JPS62211746A (ja) | 1986-03-12 | 1986-03-12 | メモリ読出し方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS62211746A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) |
-
1986
- 1986-03-12 JP JP61054158A patent/JPS62211746A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPH0439098B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1992-06-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS61156358A (ja) | バスコンバータ | |
US5125011A (en) | Apparatus for masking data bits | |
JPH0342732A (ja) | 半導体集積回路 | |
KR920003180B1 (ko) | 바이패스(bypass)회로를 갖는 데이타 처리장치 | |
US4641278A (en) | Memory device with a register interchange function | |
JPS62211746A (ja) | メモリ読出し方式 | |
JPS6410854B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
JP2760742B2 (ja) | ビット数の異なるデータバスの接続装置 | |
JP3048762B2 (ja) | 半導体集積回路装置 | |
JP3117214B2 (ja) | シーケンサのマイクロプログラム制御方式 | |
JPS5932813B2 (ja) | デ−タ転送方式 | |
JPH0661076B2 (ja) | デ−タ転送装置 | |
JPH05334234A (ja) | 高速dma転送装置 | |
JPS5971510A (ja) | シ−ケンス制御回路 | |
JPH02231632A (ja) | データ処理装置の制御記憶ロード方法 | |
JPS6111493B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
JPS6017537A (ja) | 計算機制御装置 | |
JPS62172458A (ja) | マイクロコンピユ−タシステムの出力ポ−トデ−タ設定回路 | |
JPS6210389B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
JPH05143441A (ja) | シングルチツプ・マイクロコンピユータ | |
JPH0545978B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
JPS62175852A (ja) | レジスタアクセス装置 | |
JPS61201336A (ja) | マイクロプログラムロ−ド方式 | |
JPS61190389A (ja) | 文字表示装置 | |
JPH03257572A (ja) | マルチプロセッサシステム |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
EXPY | Cancellation because of completion of term |