JPS62183487A - ラスタ走査ビデオ制御装置 - Google Patents
ラスタ走査ビデオ制御装置Info
- Publication number
- JPS62183487A JPS62183487A JP61315915A JP31591586A JPS62183487A JP S62183487 A JPS62183487 A JP S62183487A JP 61315915 A JP61315915 A JP 61315915A JP 31591586 A JP31591586 A JP 31591586A JP S62183487 A JPS62183487 A JP S62183487A
- Authority
- JP
- Japan
- Prior art keywords
- data
- memory
- update
- registered
- transceivers
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000015654 memory Effects 0.000 claims description 107
- 238000010586 diagram Methods 0.000 description 7
- 238000000034 method Methods 0.000 description 6
- 230000008859 change Effects 0.000 description 4
- 230000006870 function Effects 0.000 description 4
- 230000002457 bidirectional effect Effects 0.000 description 2
- 238000003780 insertion Methods 0.000 description 2
- 230000037431 insertion Effects 0.000 description 2
- 230000007246 mechanism Effects 0.000 description 2
- 238000009825 accumulation Methods 0.000 description 1
- 238000004364 calculation method Methods 0.000 description 1
- 239000000835 fiber Substances 0.000 description 1
- 239000012528 membrane Substances 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 230000004044 response Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
- G09G5/39—Control of the bit-mapped memory
- G09G5/393—Arrangements for updating the contents of the bit-mapped memory
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Controls And Circuits For Display Device (AREA)
- Digital Computer Display Output (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US81536185A | 1985-12-30 | 1985-12-30 | |
US815361 | 1985-12-30 |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS62183487A true JPS62183487A (ja) | 1987-08-11 |
Family
ID=25217562
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP61315915A Pending JPS62183487A (ja) | 1985-12-30 | 1986-12-27 | ラスタ走査ビデオ制御装置 |
Country Status (2)
Country | Link |
---|---|
EP (1) | EP0228745A3 (fr) |
JP (1) | JPS62183487A (fr) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2007124200A (ja) * | 2005-10-27 | 2007-05-17 | Nittan Co Ltd | 圧電振動板の取付構造 |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5185856A (en) * | 1990-03-16 | 1993-02-09 | Hewlett-Packard Company | Arithmetic and logic processing unit for computer graphics system |
US5579473A (en) * | 1994-07-18 | 1996-11-26 | Sun Microsystems, Inc. | Interface controller for frame buffer random access memory devices |
JP2001505674A (ja) * | 1997-03-25 | 2001-04-24 | セイコーエプソン株式会社 | Vgaと整合性を有するビデオ表示アダプタを用いて効率的なメモリ読み出し動作を行なうための方法及び装置 |
JP3342352B2 (ja) | 1997-07-04 | 2002-11-05 | シャープ株式会社 | 表示用メモリ制御装置 |
US6311239B1 (en) * | 1998-10-29 | 2001-10-30 | Cypress Semiconductor Corp. | Architecture, circuitry and method for transmitting n-bit wide data over m-bit wide media |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4317168A (en) * | 1979-11-23 | 1982-02-23 | International Business Machines Corporation | Cache organization enabling concurrent line castout and line fetch transfers with main storage |
JPS60117327A (ja) * | 1983-11-30 | 1985-06-24 | Fuji Xerox Co Ltd | ディスプレイ装置 |
JPS60147785A (ja) * | 1984-01-12 | 1985-08-03 | 株式会社アスキ− | 論理領域間デ−タ移動制御装置 |
US4648045A (en) * | 1984-05-23 | 1987-03-03 | The Board Of Trustees Of The Leland Standford Jr. University | High speed memory and processor system for raster display |
-
1986
- 1986-12-18 EP EP86202315A patent/EP0228745A3/fr not_active Withdrawn
- 1986-12-27 JP JP61315915A patent/JPS62183487A/ja active Pending
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2007124200A (ja) * | 2005-10-27 | 2007-05-17 | Nittan Co Ltd | 圧電振動板の取付構造 |
Also Published As
Publication number | Publication date |
---|---|
EP0228745A3 (fr) | 1990-03-28 |
EP0228745A2 (fr) | 1987-07-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2683564B2 (ja) | 図形処理機能を有するデータ処理システム用のソフトウェア形成可能なメモリ構成 | |
US5109520A (en) | Image frame buffer access speedup by providing multiple buffer controllers each containing command FIFO buffers | |
US4104624A (en) | Microprocessor controlled CRT display system | |
US6789210B2 (en) | Data processing system having memory including mode register | |
JPH0348370A (ja) | メモリアクセス制御回路 | |
US5945974A (en) | Display controller with integrated half frame buffer and systems and methods using the same | |
EP0149188B1 (fr) | Dispositif de commande d'affichage | |
JP2593060B2 (ja) | ダイナミックランダムアクセスメモリ、ダイナミックランダムアクセスメモリのアクセス方法及びシステム | |
US6008823A (en) | Method and apparatus for enhancing access to a shared memory | |
US6157359A (en) | Display control apparatus | |
JPS62183487A (ja) | ラスタ走査ビデオ制御装置 | |
JP2889149B2 (ja) | 画像表示制御方法及び画像表示制御装置 | |
JPS60117327A (ja) | ディスプレイ装置 | |
JPH0687189B2 (ja) | 表示装置 | |
GB2258069A (en) | High speed computer graphics bus | |
JPH087710B2 (ja) | ビデオ・ランダム・アクセス・メモリ | |
US6425020B1 (en) | Systems and methods for passively transferring data across a selected single bus line independent of a control circuitry | |
JP3245230B2 (ja) | 表示制御装置および表示制御方法 | |
JPH0740242B2 (ja) | データ転送方法 | |
JPS61264378A (ja) | 記憶回路 | |
KR100472478B1 (ko) | 메모리 억세스 제어방법 및 장치 | |
JP3699496B2 (ja) | イメージ供給方法及び帯域幅を改善するために空間的冗長量を使用する図形制御装置 | |
JP3610030B2 (ja) | データ処理システム | |
JP3610031B2 (ja) | データ処理システム | |
JPS63178320A (ja) | マルチウインドウ表示装置 |