JPS6218074B2 - - Google Patents

Info

Publication number
JPS6218074B2
JPS6218074B2 JP57168648A JP16864882A JPS6218074B2 JP S6218074 B2 JPS6218074 B2 JP S6218074B2 JP 57168648 A JP57168648 A JP 57168648A JP 16864882 A JP16864882 A JP 16864882A JP S6218074 B2 JPS6218074 B2 JP S6218074B2
Authority
JP
Japan
Prior art keywords
data
address
memory
input
register
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP57168648A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5960547A (ja
Inventor
Takayuki Morioka
Takeshi Kato
Seiichi Yasumoto
Masakazu Okada
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP57168648A priority Critical patent/JPS5960547A/ja
Publication of JPS5960547A publication Critical patent/JPS5960547A/ja
Publication of JPS6218074B2 publication Critical patent/JPS6218074B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Bus Control (AREA)
JP57168648A 1982-09-29 1982-09-29 インタ−フエイス変換装置 Granted JPS5960547A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57168648A JPS5960547A (ja) 1982-09-29 1982-09-29 インタ−フエイス変換装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57168648A JPS5960547A (ja) 1982-09-29 1982-09-29 インタ−フエイス変換装置

Publications (2)

Publication Number Publication Date
JPS5960547A JPS5960547A (ja) 1984-04-06
JPS6218074B2 true JPS6218074B2 (en:Method) 1987-04-21

Family

ID=15871922

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57168648A Granted JPS5960547A (ja) 1982-09-29 1982-09-29 インタ−フエイス変換装置

Country Status (1)

Country Link
JP (1) JPS5960547A (en:Method)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6227850A (ja) * 1985-07-30 1987-02-05 Fujitsu Ltd 端末制御方法
JPH0291753A (ja) * 1988-09-29 1990-03-30 Toshiba Corp システムバス相互接続方式
JP3269435B2 (ja) * 1997-09-11 2002-03-25 日本電気株式会社 バス・インターフェース・ユニット

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
VAX780 HARDWARE HANDBOOK=1979 *

Also Published As

Publication number Publication date
JPS5960547A (ja) 1984-04-06

Similar Documents

Publication Publication Date Title
US20060090027A1 (en) Disk array control device with two different internal connection systems
JPS60160463A (ja) プロセツサシステム
WO1996018141A1 (fr) Systeme informatique
US5594878A (en) Bus interface structure and system for controlling the bus interface structure
US6092170A (en) Data transfer apparatus between devices
JPH0122940B2 (en:Method)
JPS6218074B2 (en:Method)
JPH11232213A (ja) 入出力装置におけるデータ転送方式
US7382970B2 (en) Process control manager for audio/video file system
JPH04288638A (ja) コンピュータシステム
JPH01145770A (ja) ベクトル処理装置
GB2221066A (en) Address translation for I/O controller
JPS5845116B2 (ja) 二重化記憶装置
JPH0246967B2 (en:Method)
JPH07319840A (ja) マルチｃｐｕ装置
JPH0240760A (ja) 情報処理装置
JPS6037933B2 (ja) 電子計算機のメモリ・アクセス方式
JPS5917447B2 (ja) デ−タチヤネル装置
JPH0823854B2 (ja) 制御装置
JPS6019023B2 (ja) デ−タ処理装置
JPS6116115B2 (en:Method)
JPH05334012A (ja) 大容量化ディスク制御装置
JPS6249550A (ja) デ−タ転送装置
JPH04116744A (ja) 複数記憶装置への同時書込み方法
JPH07175602A (ja) ハードディスクエミュレータ