JPS6218070B2 - - Google Patents

Info

Publication number
JPS6218070B2
JPS6218070B2 JP57113329A JP11332982A JPS6218070B2 JP S6218070 B2 JPS6218070 B2 JP S6218070B2 JP 57113329 A JP57113329 A JP 57113329A JP 11332982 A JP11332982 A JP 11332982A JP S6218070 B2 JPS6218070 B2 JP S6218070B2
Authority
JP
Japan
Prior art keywords
ipl
retry
sense
shared
processing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP57113329A
Other languages
English (en)
Japanese (ja)
Other versions
JPS593611A (ja
Inventor
Toshio Saito
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP57113329A priority Critical patent/JPS593611A/ja
Publication of JPS593611A publication Critical patent/JPS593611A/ja
Publication of JPS6218070B2 publication Critical patent/JPS6218070B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44Arrangements for executing specific programs
    • G06F9/4401Bootstrapping
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F2200/00Indexing scheme relating to amplifiers
    • H03F2200/351Pulse width modulation being used in an amplifying circuit

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Security & Cryptography (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
JP57113329A 1982-06-30 1982-06-30 共有dasdシステムにおけるiplリトライ処理方式 Granted JPS593611A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57113329A JPS593611A (ja) 1982-06-30 1982-06-30 共有dasdシステムにおけるiplリトライ処理方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57113329A JPS593611A (ja) 1982-06-30 1982-06-30 共有dasdシステムにおけるiplリトライ処理方式

Publications (2)

Publication Number Publication Date
JPS593611A JPS593611A (ja) 1984-01-10
JPS6218070B2 true JPS6218070B2 (enrdf_load_html_response) 1987-04-21

Family

ID=14609477

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57113329A Granted JPS593611A (ja) 1982-06-30 1982-06-30 共有dasdシステムにおけるiplリトライ処理方式

Country Status (1)

Country Link
JP (1) JPS593611A (enrdf_load_html_response)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3572098D1 (en) * 1984-11-02 1989-09-07 Bose Corp Frequency-stabilized two-state modulation

Also Published As

Publication number Publication date
JPS593611A (ja) 1984-01-10

Similar Documents

Publication Publication Date Title
US4958273A (en) Multiprocessor system architecture with high availability
US5115499A (en) Shared computer resource allocation system having apparatus for informing a requesting computer of the identity and busy/idle status of shared resources by command code
RU2437144C2 (ru) Способ устранения исключительной ситуации в одном из ядер многоядерной системы
JPH0679307B2 (ja) コプロセッサの並行動作制御方式
JPH0394321A (ja) アクセス制御方法
JP2002245022A (ja) マルチプロセッサシステムとその共有メモリ制御方法、及び共有メモリ制御プログラム
GB2195192A (en) System recovery method for computer system
JPS6218070B2 (enrdf_load_html_response)
JPH02130666A (ja) マルチプロセッサシステムのシステム再構成方式
JPH08272756A (ja) マルチプロセッサシステムの起動方法
JPS593610A (ja) Iplリトライ処理方式
JPS6336023B2 (enrdf_load_html_response)
JP2755103B2 (ja) 記憶装置のアクセス方法
JPS5965306A (ja) シ−ケンス制御装置
JPH0126103B2 (enrdf_load_html_response)
JPH02291039A (ja) メモリ制御システム
JPH0648453B2 (ja) 周辺装置初期化制御方式
JP2503287B2 (ja) 生存確認機能を持つ複合計算機
JPS58166478A (ja) マルチプロセツサシステムの起動方式
JPH0478933A (ja) 仮想プロセッサによるプログラム処理方式
JP2825589B2 (ja) バス制御方式
JPS5840619A (ja) シ−ケンスコントロ−ラおよびその制御方法
JP2859396B2 (ja) データ処理システム
JPH0149975B2 (enrdf_load_html_response)
JPS589977B2 (ja) 複合形処理装置