JPH0126103B2 - - Google Patents

Info

Publication number
JPH0126103B2
JPH0126103B2 JP58173624A JP17362483A JPH0126103B2 JP H0126103 B2 JPH0126103 B2 JP H0126103B2 JP 58173624 A JP58173624 A JP 58173624A JP 17362483 A JP17362483 A JP 17362483A JP H0126103 B2 JPH0126103 B2 JP H0126103B2
Authority
JP
Japan
Prior art keywords
shared
shared channel
channel processing
access
chp
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP58173624A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6065363A (ja
Inventor
Yukyoshi Oomura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP58173624A priority Critical patent/JPS6065363A/ja
Publication of JPS6065363A publication Critical patent/JPS6065363A/ja
Publication of JPH0126103B2 publication Critical patent/JPH0126103B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
JP58173624A 1983-09-20 1983-09-20 共用ｃｈｐアクセス制御方式 Granted JPS6065363A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58173624A JPS6065363A (ja) 1983-09-20 1983-09-20 共用ｃｈｐアクセス制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58173624A JPS6065363A (ja) 1983-09-20 1983-09-20 共用ｃｈｐアクセス制御方式

Publications (2)

Publication Number Publication Date
JPS6065363A JPS6065363A (ja) 1985-04-15
JPH0126103B2 true JPH0126103B2 (enrdf_load_html_response) 1989-05-22

Family

ID=15964057

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58173624A Granted JPS6065363A (ja) 1983-09-20 1983-09-20 共用ｃｈｐアクセス制御方式

Country Status (1)

Country Link
JP (1) JPS6065363A (enrdf_load_html_response)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62140145A (ja) * 1985-12-14 1987-06-23 Nec Corp 仮想計算機システム

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS52105741A (en) * 1976-03-02 1977-09-05 Nec Corp Input and output sharing device

Also Published As

Publication number Publication date
JPS6065363A (ja) 1985-04-15

Similar Documents

Publication Publication Date Title
US5437033A (en) System for recovery from a virtual machine monitor failure with a continuous guest dispatched to a nonguest mode
US6711605B2 (en) Multi OS configuration method and computer system
US5187802A (en) Virtual machine system with vitual machine resetting store indicating that virtual machine processed interrupt without virtual machine control program intervention
US5640600A (en) Storage controller and bus control method for use therewith
US5574878A (en) Method of parallel purging of translation lookaside buffer in a multilevel virtual machine system
JP3447404B2 (ja) マルチプロセッサシステム
JPH0430053B2 (enrdf_load_html_response)
US6081664A (en) Method for monitoring a BIOS
JPH11149385A (ja) マルチｏｓ構成方法
CN113377566B (zh) 一种基于uefi的服务器启动方法、装置及存储介质
EP0348053B1 (en) Controlling the initiation of logical systems in a data processing system with logical processor facility
JPH06242987A (ja) コンピュータ装置においてマイクロプロセッサの正常な処理の引継ぎをホストプロセッサが実行する方法および装置
US6907521B2 (en) Enabling video BIOS and display drivers to leverage system BIOS platform abstract
US4991083A (en) Method and system for extending address space for vector processing
JPH0126103B2 (enrdf_load_html_response)
JPH02130666A (ja) マルチプロセッサシステムのシステム再構成方式
JP2022174784A (ja) 電子制御装置及び異常判定方法
JPS6049352B2 (ja) デ−タ処理装置
US5201052A (en) System for transferring first and second ring information from program status word register and store buffer
JPS6336023B2 (enrdf_load_html_response)
EP0138045A2 (en) Apparatus and method for synchronization of peripheral devices via bus cycle alteration in a microprocessor implemented data processing system
JP2661447B2 (ja) 入出力装置の試験方法
JPH0567973B2 (enrdf_load_html_response)
JPH0290331A (ja) 仮想計算機システムのためのプロセツサ間通信命令処理装置
JPH0677236B2 (ja) Ｉ／ｏ割込みをシミュレートする装置及び方法