JPS6217858B2 - - Google Patents

Info

Publication number
JPS6217858B2
JPS6217858B2 JP56016182A JP1618281A JPS6217858B2 JP S6217858 B2 JPS6217858 B2 JP S6217858B2 JP 56016182 A JP56016182 A JP 56016182A JP 1618281 A JP1618281 A JP 1618281A JP S6217858 B2 JPS6217858 B2 JP S6217858B2
Authority
JP
Japan
Prior art keywords
pattern
substrate
lead
film substrate
copper foil
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56016182A
Other languages
English (en)
Japanese (ja)
Other versions
JPS57130457A (en
Inventor
Yoshio Miura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sanyo Denki Co Ltd
Original Assignee
Sanyo Denki Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sanyo Denki Co Ltd filed Critical Sanyo Denki Co Ltd
Priority to JP1618281A priority Critical patent/JPS57130457A/ja
Priority to KR1019810005282A priority patent/KR850001541B1/ko
Priority to GB8200313A priority patent/GB2093401B/en
Priority to DE3201133A priority patent/DE3201133A1/de
Publication of JPS57130457A publication Critical patent/JPS57130457A/ja
Publication of JPS6217858B2 publication Critical patent/JPS6217858B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49572—Lead-frames or other flat leads consisting of thin flexible metallic tape with or without a film carrier
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49534—Multi-layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/02—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding
    • H05K3/022—Processes for manufacturing precursors of printed circuits, i.e. copper-clad substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49171—Fan-out arrangements

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Wire Bonding (AREA)
JP1618281A 1981-01-17 1981-02-04 Mass assembling method of semiconductor device Granted JPS57130457A (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP1618281A JPS57130457A (en) 1981-02-04 1981-02-04 Mass assembling method of semiconductor device
KR1019810005282A KR850001541B1 (ko) 1981-01-17 1981-12-31 양면 프린트 기관과 그 다량 접속방법
GB8200313A GB2093401B (en) 1981-01-17 1982-01-06 Composite film
DE3201133A DE3201133A1 (de) 1981-01-17 1982-01-15 Verbundschichtanordnung, insbesondere zur verwendung in einer halbleiteranordnung sowie verfahren zu deren herstellung

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1618281A JPS57130457A (en) 1981-02-04 1981-02-04 Mass assembling method of semiconductor device

Publications (2)

Publication Number Publication Date
JPS57130457A JPS57130457A (en) 1982-08-12
JPS6217858B2 true JPS6217858B2 (enrdf_load_stackoverflow) 1987-04-20

Family

ID=11909368

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1618281A Granted JPS57130457A (en) 1981-01-17 1981-02-04 Mass assembling method of semiconductor device

Country Status (1)

Country Link
JP (1) JPS57130457A (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6235525A (ja) * 1985-08-08 1987-02-16 Omron Tateisi Electronics Co 混成集積回路の製造方法

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5518068A (en) * 1978-07-26 1980-02-07 Citizen Watch Co Ltd Mount construction of semiconductor device
JPS5824954A (ja) * 1981-08-06 1983-02-15 Fujitsu Ltd アドレス制御方式

Also Published As

Publication number Publication date
JPS57130457A (en) 1982-08-12

Similar Documents

Publication Publication Date Title
EP1061536B1 (en) Chip capacitor
JP3337480B2 (ja) 電気的接続部形成装置
US3689991A (en) A method of manufacturing a semiconductor device utilizing a flexible carrier
KR970010149B1 (ko) 전자적 모듈용의 회로를 제공하도록 된 테이프 및 그 제조방법
JP3146452B2 (ja) 面実装型ｌｅｄ素子及びその製造方法
JP3992301B2 (ja) チップ型発光ダイオード
US4621278A (en) Composite film, semiconductor device employing the same and method of manufacturing
JPH11163501A (ja) 電子部品の実装方法、およびその方法によって製造された電子回路装置
JP4159348B2 (ja) 回路装置の製造方法
JP3093960B2 (ja) 半導体回路素子搭載基板フレームの製造方法
JP3482850B2 (ja) 半導体装置及びその製造方法、回路基板並びに電子機器
JPS6217858B2 (enrdf_load_stackoverflow)
GB2093401A (en) Composite film
JP2740977B2 (ja) 半導体装置
JPH08162329A (ja) チップインダクタ及びその製造方法
JPH0193081A (ja) フレキシブルテープコネクター部材の製造法
JPS6256656B2 (enrdf_load_stackoverflow)
JPS6155247B2 (enrdf_load_stackoverflow)
JPS6152977B2 (enrdf_load_stackoverflow)
JPS6220694B2 (enrdf_load_stackoverflow)
JP3691790B2 (ja) 半導体装置の製造方法及び該方法によって製造された半導体装置
JP2715810B2 (ja) フィルムキャリア半導体装置とその製造方法
EP1028464B1 (en) Semiconductor device with improved interconnections between the chip and the terminals, and process for its manufacture
KR850001541B1 (ko) 양면 프린트 기관과 그 다량 접속방법
JPS6217859B2 (enrdf_load_stackoverflow)