JPS62175353U - - Google Patents
Info
- Publication number
- JPS62175353U JPS62175353U JP18735886U JP18735886U JPS62175353U JP S62175353 U JPS62175353 U JP S62175353U JP 18735886 U JP18735886 U JP 18735886U JP 18735886 U JP18735886 U JP 18735886U JP S62175353 U JPS62175353 U JP S62175353U
- Authority
- JP
- Japan
- Prior art keywords
- instruction
- data
- storage device
- buffer
- data buffer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010586 diagram Methods 0.000 description 2
Landscapes
- Advance Control (AREA)
Description
第１図は本考案一実施例の要部ブロツク構成図
。第２図は上記実施例のアドレス生成回路の詳細
図。
１……命令処理部、２……主記憶装置、３……
命令読出専用バツフア記憶装置、１０……アドレ
スレジスタ、１１……データメモリ、１２……デ
ータバツフア、１３……アドレスメモリ、１４…
…管理メモリ、１５……管理テーブルメモリ、１
６……比較回路、１７，１８，２１，２２，３０
，３１，３４……選択回路、１９……バツフアド
レスレジスタ、２０，３３……加算回路、２３…
…アドレス生成回路、２４……制御回路、３２…
…書込アドレスレジスタ。
FIG. 1 is a block diagram of the main parts of an embodiment of the present invention. FIG. 2 is a detailed diagram of the address generation circuit of the above embodiment. 1...Instruction processing unit, 2...Main storage device, 3...
Instruction read-only buffer storage device, 10... address register, 11... data memory, 12... data buffer, 13... address memory, 14...
...Management memory, 15...Management table memory, 1
6... Comparison circuit, 17, 18, 21, 22, 30
, 31, 34... selection circuit, 19... buffer address register, 20, 33... addition circuit, 23...
...Address generation circuit, 24...Control circuit, 32...
...Write address register.
Claims (1)
主記憶装置の記憶内容の一部をブロツク単位で記
憶するデータメモリと、主記憶装置からの転送命
令ブロツクおよび前記データメモリから読出され
たデータを一時的に記憶するデータバツフアとを
含み、 論理装置内の命令処理部からの主記憶アクセス
時には、 前記データメモリに所望命令が存在すればこの
データメモリからの読出命令を前記データバツフ
アに書込み、 前記データメモリおよび前記データバツフアに
前記所望命令が存在しなければ、前記主記憶装置
へアクセスを発生しこのアクセスにより転送され
てきた命令ブロツクを一時前記データバツフアに
記憶するとともにその後の新たな主記憶装置への
アクセス時の空き時間を利用して前記データバツ
フア内の有効命令ブロツクを前記データメモリへ
移動する制御手段を備え、 前記データバツフア内の命令をとり込むため前
記命令処理部がこのデータバツフアを直接アクセ
スする構成であることを特徴とする命令読出専用
バツフア記憶装置。[Claims for Utility Model Registration] In a buffer storage device exclusively for reading instructions,
It includes a data memory that stores part of the storage contents of the main storage device in block units, and a data buffer that temporarily stores transfer command blocks from the main storage device and data read from the data memory. When accessing the main memory from the instruction processing unit, if the desired instruction exists in the data memory, a read instruction from the data memory is written to the data buffer, and if the desired instruction does not exist in the data memory and the data buffer, When an access is made to the main storage device, the instruction block transferred by this access is temporarily stored in the data buffer, and the valid instructions in the data buffer are stored using free time when accessing a new main storage device. An instruction read-only buffer storage device comprising a control means for moving a block to the data memory, and wherein the instruction processing unit directly accesses the data buffer in order to take in an instruction in the data buffer.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP18735886U JPS62175353U (en) | 1986-12-04 | 1986-12-04 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP18735886U JPS62175353U (en) | 1986-12-04 | 1986-12-04 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS62175353U true JPS62175353U (en) | 1987-11-07 |
Family
ID=31137768
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP18735886U Pending JPS62175353U (en) | 1986-12-04 | 1986-12-04 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS62175353U (en) |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5279743A (en) * | 1975-12-26 | 1977-07-05 | Hitachi Ltd | Data processing unit |
-
1986
- 1986-12-04 JP JP18735886U patent/JPS62175353U/ja active Pending
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5279743A (en) * | 1975-12-26 | 1977-07-05 | Hitachi Ltd | Data processing unit |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP4562919B2 (en) | Method and apparatus for implementing dynamic display memory | |
| JPS62175353U (en) | ||
| JPS63107042U (en) | ||
| JPS63115251A (en) | Disk cache controller | |
| JPS5815877B2 (en) | Buffer memory control method | |
| JPH0393948U (en) | ||
| JPS58179977A (en) | Memory controller | |
| JPH0455650U (en) | ||
| JPS6335146U (en) | ||
| JPS61172343U (en) | ||
| JPS58164028U (en) | Input/output data buffer device | |
| JPH0273258U (en) | ||
| JPS63186347A (en) | Memory device | |
| JPS6320253U (en) | ||
| JPS63173799U (en) | ||
| JPS56145583A (en) | Buffer memory device | |
| JPS59130146U (en) | memory device | |
| JPH0471174U (en) | ||
| JPS61176644U (en) | ||
| JPS61185149U (en) | ||
| JPH01155539U (en) | ||
| JPS63199348U (en) | ||
| JPS62287500A (en) | Memory device | |
| JPS6324747U (en) | ||
| JPH0363246U (en) |