JPS6217385B2 - - Google Patents
Info
- Publication number
- JPS6217385B2 JPS6217385B2 JP54153603A JP15360379A JPS6217385B2 JP S6217385 B2 JPS6217385 B2 JP S6217385B2 JP 54153603 A JP54153603 A JP 54153603A JP 15360379 A JP15360379 A JP 15360379A JP S6217385 B2 JPS6217385 B2 JP S6217385B2
- Authority
- JP
- Japan
- Prior art keywords
- conductivity type
- region
- layer
- oxide film
- opposite conductivity
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D89/00—Aspects of integrated devices not covered by groups H10D84/00 - H10D88/00
- H10D89/211—Design considerations for internal polarisation
Landscapes
- Bipolar Transistors (AREA)
- Bipolar Integrated Circuits (AREA)
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP15360379A JPS5676563A (en) | 1979-11-29 | 1979-11-29 | Manufacture of semiconductor integrated circuit |
DE8080304302T DE3063191D1 (en) | 1979-11-29 | 1980-11-28 | Method for manufacturing a semiconductor integrated circuit |
EP80304302A EP0030147B1 (en) | 1979-11-29 | 1980-11-28 | Method for manufacturing a semiconductor integrated circuit |
US06/210,759 US4404737A (en) | 1979-11-29 | 1980-11-28 | Method for manufacturing a semiconductor integrated circuit utilizing polycrystalline silicon deposition, oxidation and etching |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP15360379A JPS5676563A (en) | 1979-11-29 | 1979-11-29 | Manufacture of semiconductor integrated circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5676563A JPS5676563A (en) | 1981-06-24 |
JPS6217385B2 true JPS6217385B2 (enrdf_load_stackoverflow) | 1987-04-17 |
Family
ID=15566087
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP15360379A Granted JPS5676563A (en) | 1979-11-29 | 1979-11-29 | Manufacture of semiconductor integrated circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5676563A (enrdf_load_stackoverflow) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS586163A (ja) * | 1981-07-03 | 1983-01-13 | Toshiba Corp | 半導体装置の製造方法 |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5242670B2 (enrdf_load_stackoverflow) * | 1973-12-12 | 1977-10-26 | ||
JPS52117579A (en) * | 1976-03-30 | 1977-10-03 | Nec Corp | Semiconductor device |
JPS53132275A (en) * | 1977-04-25 | 1978-11-17 | Nippon Telegr & Teleph Corp <Ntt> | Semiconductor device and its production |
JPS53142196A (en) * | 1977-05-18 | 1978-12-11 | Hitachi Ltd | Bipolar type semiconductor device |
JPS5852352B2 (ja) * | 1977-12-14 | 1983-11-22 | 日本電信電話株式会社 | 電界効果型トランジスタの製法 |
-
1979
- 1979-11-29 JP JP15360379A patent/JPS5676563A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5676563A (en) | 1981-06-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4433470A (en) | Method for manufacturing semiconductor device utilizing selective etching and diffusion | |
US3962717A (en) | Oxide isolated integrated injection logic with selective guard ring | |
JP2728671B2 (ja) | バイポーラトランジスタの製造方法 | |
US5163178A (en) | Semiconductor device having enhanced impurity concentration profile | |
US4066473A (en) | Method of fabricating high-gain transistors | |
EP0021403B1 (en) | Self-aligned semiconductor circuits | |
US4539742A (en) | Semiconductor device and method for manufacturing the same | |
US3993513A (en) | Combined method for fabricating oxide-isolated vertical bipolar transistors and complementary oxide-isolated lateral bipolar transistors and the resulting structures | |
US4783422A (en) | Process for fabricating a bipolar transistor utilizing sidewall masking over the emitter | |
US4404737A (en) | Method for manufacturing a semiconductor integrated circuit utilizing polycrystalline silicon deposition, oxidation and etching | |
KR0128339B1 (ko) | Cmos 기술을 이용하는 바이폴라 트랜지스터 제조방법 | |
JPH0241170B2 (enrdf_load_stackoverflow) | ||
KR940008566B1 (ko) | 반도체장치의 제조방법 | |
US4149906A (en) | Process for fabrication of merged transistor logic (MTL) cells | |
US4724221A (en) | High-speed, low-power-dissipation integrated circuits | |
JPS5936432B2 (ja) | 半導体装置の製造方法 | |
EP0034341B1 (en) | Method for manufacturing a semiconductor device | |
GB1420676A (en) | Semiconductor devices | |
JPH0582986B2 (enrdf_load_stackoverflow) | ||
JPS5947468B2 (ja) | バイポ−ラ・トランジスタの製造方法 | |
JPS6217385B2 (enrdf_load_stackoverflow) | ||
JPS6217384B2 (enrdf_load_stackoverflow) | ||
EP0036620B1 (en) | Semiconductor device and method for fabricating the same | |
KR100267898B1 (ko) | 머어지드단일폴리실리콘바이폴라npn트랜지스터구조물및제조방법 | |
JPS6217386B2 (enrdf_load_stackoverflow) |