JPS6215903B2 - - Google Patents

Info

Publication number
JPS6215903B2
JPS6215903B2 JP550680A JP550680A JPS6215903B2 JP S6215903 B2 JPS6215903 B2 JP S6215903B2 JP 550680 A JP550680 A JP 550680A JP 550680 A JP550680 A JP 550680A JP S6215903 B2 JPS6215903 B2 JP S6215903B2
Authority
JP
Japan
Prior art keywords
bus
signal
processor
memory
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP550680A
Other languages
English (en)
Japanese (ja)
Other versions
JPS56103726A (en
Inventor
Shiro Ooishi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP550680A priority Critical patent/JPS56103726A/ja
Publication of JPS56103726A publication Critical patent/JPS56103726A/ja
Publication of JPS6215903B2 publication Critical patent/JPS6215903B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Bus Control (AREA)
JP550680A 1980-01-21 1980-01-21 Control system of bus Granted JPS56103726A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP550680A JPS56103726A (en) 1980-01-21 1980-01-21 Control system of bus

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP550680A JPS56103726A (en) 1980-01-21 1980-01-21 Control system of bus

Publications (2)

Publication Number Publication Date
JPS56103726A JPS56103726A (en) 1981-08-19
JPS6215903B2 true JPS6215903B2 (ko) 1987-04-09

Family

ID=11613077

Family Applications (1)

Application Number Title Priority Date Filing Date
JP550680A Granted JPS56103726A (en) 1980-01-21 1980-01-21 Control system of bus

Country Status (1)

Country Link
JP (1) JPS56103726A (ko)

Also Published As

Publication number Publication date
JPS56103726A (en) 1981-08-19

Similar Documents

Publication Publication Date Title
EP0166272B1 (en) Processor bus access
US4602327A (en) Bus master capable of relinquishing bus on request and retrying bus cycle
US5535341A (en) Apparatus and method for determining the status of data buffers in a bridge between two buses during a flush operation
US5119480A (en) Bus master interface circuit with transparent preemption of a data transfer operation
JPS6112586B2 (ko)
KR100708096B1 (ko) 버스 시스템 및 그 실행 순서 조정방법
KR950010529B1 (ko) 프로세서간 통신을 위한 메모리 공유 장치
JPH06119297A (ja) データ処理システムにおける命令の実行順序を決定する方法および装置
JPS6119062B2 (ko)
JPS6215903B2 (ko)
US6085271A (en) System bus arbitrator for facilitating multiple transactions in a computer system
JPH05257903A (ja) マルチプロセッサシステム
JPH1185673A (ja) 共有バスの制御方法とその装置
JP3211264B2 (ja) 外部バス制御方式
JPS63155254A (ja) 情報処理装置
JP2825889B2 (ja) マルチプロセッサシステムにおけるデッドロック回避回路
JPS619747A (ja) バス制御装置
EP0537898B1 (en) Computer system including video subsystem
JPH0575140B2 (ko)
JPH0424733B2 (ko)
JP3365419B2 (ja) バス調停方法
JPS63298555A (ja) 共有メモリ制御方式
JPH01302448A (ja) 情報処理装置
JPS6127790B2 (ko)
JPS6336543B2 (ko)