JPS6127790B2 - - Google Patents
Info
- Publication number
- JPS6127790B2 JPS6127790B2 JP13588477A JP13588477A JPS6127790B2 JP S6127790 B2 JPS6127790 B2 JP S6127790B2 JP 13588477 A JP13588477 A JP 13588477A JP 13588477 A JP13588477 A JP 13588477A JP S6127790 B2 JPS6127790 B2 JP S6127790B2
- Authority
- JP
- Japan
- Prior art keywords
- data
- cpu
- data transfer
- section
- common bus
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 239000000872 buffer Substances 0.000 claims description 26
- 230000015654 memory Effects 0.000 claims description 14
- 238000000034 method Methods 0.000 description 16
- 238000010586 diagram Methods 0.000 description 9
- 239000004065 semiconductor Substances 0.000 description 2
- 230000004044 response Effects 0.000 description 1
Landscapes
- Information Transfer Systems (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP13588477A JPS5469038A (en) | 1977-11-11 | 1977-11-11 | Data processor |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP13588477A JPS5469038A (en) | 1977-11-11 | 1977-11-11 | Data processor |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5469038A JPS5469038A (en) | 1979-06-02 |
JPS6127790B2 true JPS6127790B2 (ko) | 1986-06-27 |
Family
ID=15162026
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP13588477A Granted JPS5469038A (en) | 1977-11-11 | 1977-11-11 | Data processor |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5469038A (ko) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2569290B1 (fr) * | 1984-08-14 | 1986-12-05 | Trt Telecom Radio Electr | Processeur pour le traitement de signal et structure de multitraitement hierarchisee comportant au moins un tel processeur |
-
1977
- 1977-11-11 JP JP13588477A patent/JPS5469038A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5469038A (en) | 1979-06-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH0354375B2 (ko) | ||
US6782439B2 (en) | Bus system and execution scheduling method for access commands thereof | |
JPH07225727A (ja) | 計算機システム | |
JPS6127790B2 (ko) | ||
US6134642A (en) | Direct memory access (DMA) data transfer requiring no processor DMA support | |
EP3819776B1 (en) | Method and apparatus for aborting blocked bus access between a master controller and connected peripherals | |
JP2687716B2 (ja) | 情報処理装置 | |
JPH07104845B2 (ja) | 並列処理装置 | |
JPH11252150A (ja) | ネットワーク接続装置、及びネットワーク接続制御方法 | |
JP2713204B2 (ja) | 情報処理システム | |
JP3266610B2 (ja) | Dma転送方式 | |
JPS6120903B2 (ko) | ||
JPS6217780B2 (ko) | ||
JP2856709B2 (ja) | バス間結合システム | |
JPH01106158A (ja) | プロセツサ間のデータ通信制御方式 | |
JPS6240565A (ja) | メモリ制御方式 | |
JP2554423Y2 (ja) | メモリ制御装置 | |
JPS6215903B2 (ko) | ||
JPH05173936A (ja) | データ転送処理装置 | |
JPS6121559A (ja) | メモリ間デ−タ直接転送方式 | |
JPH02120961A (ja) | 並列情報処理装置 | |
JPH0424733B2 (ko) | ||
JPS6223342B2 (ko) | ||
JPH02171949A (ja) | Dma転送方式 | |
JPS62229350A (ja) | 指令伝達制御方式 |