JPS6193027U - - Google Patents
Info
- Publication number
- JPS6193027U JPS6193027U JP17667484U JP17667484U JPS6193027U JP S6193027 U JPS6193027 U JP S6193027U JP 17667484 U JP17667484 U JP 17667484U JP 17667484 U JP17667484 U JP 17667484U JP S6193027 U JPS6193027 U JP S6193027U
- Authority
- JP
- Japan
- Prior art keywords
- inverting
- delay
- circuit
- inverting circuit
- ecl
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000003990 capacitor Substances 0.000 claims 1
- 230000010355 oscillation Effects 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 3
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Description
第１図はこの考案の一実施例を示す遅延回路に
よるスタート・ストツプ発振器の回路図、第２図
はその動作波形図、第３図は従来のスタート・ス
トツプ発振器の一例を示す回路図である。
図中、１，２はＥＣＬ回路により構成されてい
る第１，第２の遅延回路、３はＥＣＬ回路素子（
ノアゲート）、Ｓ１，Ｓ２は第１、第２の可変電
流源を示す。
Fig. 1 is a circuit diagram of a start-stop oscillator using a delay circuit showing one embodiment of this invention, Fig. 2 is its operating waveform diagram, and Fig. 3 is a circuit diagram showing an example of a conventional start-stop oscillator. . In the figure, 1 and 2 are first and second delay circuits constituted by ECL circuits, and 3 is an ECL circuit element (
(Nor gate), S 1 and S 2 indicate first and second variable current sources.
Claims (1)
ンデンサを接続した第１、第２の遅延回路と、２
以上の入力端子を有する反転論理回路をループ状
に接続して発振回路を構成し、前記反転回路の出
力バツフアトランジスタに第１、第２の可変電流
源を接続したことを特徴とするスタート・ストツ
プ発振器。 first and second delay circuits each having a delay capacitor connected to the output side of an inverting circuit made of ECL;
An oscillation circuit is constructed by connecting inverting logic circuits having the above input terminals in a loop, and first and second variable current sources are connected to an output buffer transistor of the inverting circuit. stop oscillator.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP17667484U JPS6193027U (en) | 1984-11-22 | 1984-11-22 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP17667484U JPS6193027U (en) | 1984-11-22 | 1984-11-22 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6193027U true JPS6193027U (en) | 1986-06-16 |
Family
ID=30734268
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP17667484U Pending JPS6193027U (en) | 1984-11-22 | 1984-11-22 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6193027U (en) |
-
1984
- 1984-11-22 JP JP17667484U patent/JPS6193027U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6193027U (en) | ||
| JPS63113309U (en) | ||
| JPH021924U (en) | ||
| JPS601033U (en) | Voltage controlled oscillator circuit | |
| JPS6072037U (en) | Schmitt circuit | |
| JPH0223117U (en) | ||
| JPS62201532U (en) | ||
| JPS6451328U (en) | ||
| JPH01122629U (en) | ||
| JPS6193013U (en) | ||
| JPH0480118U (en) | ||
| JPS61195105U (en) | ||
| JPH0236213U (en) | ||
| JPH0338912U (en) | ||
| JPS62183424U (en) | ||
| JPS62139133U (en) | ||
| JPH01100531U (en) | ||
| JPS6085437U (en) | Input buffer circuit | |
| JPS62147929U (en) | ||
| JPH025086U (en) | ||
| JPS6332398U (en) | ||
| JPH01133823U (en) | ||
| JPH0439740U (en) | ||
| JPS61149414U (en) | ||
| JPS621429U (en) |