JPS6451328U - - Google Patents

Info

Publication number
JPS6451328U
JPS6451328U JP14630187U JP14630187U JPS6451328U JP S6451328 U JPS6451328 U JP S6451328U JP 14630187 U JP14630187 U JP 14630187U JP 14630187 U JP14630187 U JP 14630187U JP S6451328 U JPS6451328 U JP S6451328U
Authority
JP
Japan
Prior art keywords
circuit
output terminal
input terminal
diagram
utility
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP14630187U
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP14630187U priority Critical patent/JPS6451328U/ja
Publication of JPS6451328U publication Critical patent/JPS6451328U/ja
Pending legal-status Critical Current

Links

Landscapes

  • Logic Circuits (AREA)
  • Electronic Switches (AREA)

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図及び第2図は夫々本考案回路の一実施例
の回路図及びその真理値タイミングチヤート、第
3図は一般の微分回路の動作タイミングチヤート
、第4図及び第5図は夫々本考案回路の他の実施
例の回路図及びその真理値タイミングチヤート、
第6図は第1図及び第7図に示す回路の等価ロジ
ツク図、第7図及び第8図は夫々従来回路の一例
の回路図及びその真理値タイミングチヤート、第
9図は第4図及び第10図に示す回路の等価ロジ
ツク図、第10図及び第11図は夫々従来回路の
他の例の回路図及びその真理値タイミングチヤー
トである。 1,2……入力端子、3……出力端子、Q
……トランジスタ、C,C……コンデン
サ、R〜R……抵抗。
1 and 2 are a circuit diagram and a truth value timing chart of an embodiment of the circuit of the present invention, respectively, FIG. 3 is an operation timing chart of a general differential circuit, and FIGS. 4 and 5 are respectively a diagram of an embodiment of the circuit of the present invention. A circuit diagram of another embodiment of the circuit and its truth value timing chart,
6 is an equivalent logic diagram of the circuits shown in FIGS. 1 and 7, FIGS. 7 and 8 are circuit diagrams of examples of conventional circuits and their truth timing charts, and FIG. 9 is an equivalent logic diagram of the circuits shown in FIGS. FIG. 10 is an equivalent logic diagram of the circuit shown in FIG. 10, and FIGS. 10 and 11 are circuit diagrams of other examples of the conventional circuit and truth value timing charts thereof, respectively. 1, 2...Input terminal, 3...Output terminal, Q1 ,
Q2 ...transistor, C1 , C2 ...capacitor, R1 to R4 ...resistance.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] 能動スイツチング素子の一方の入力端子と出力
端子との間に、微分回路を並列に接続してなる論
理回路。
A logic circuit consisting of a differentiating circuit connected in parallel between one input terminal and output terminal of an active switching element.
JP14630187U 1987-09-25 1987-09-25 Pending JPS6451328U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP14630187U JPS6451328U (en) 1987-09-25 1987-09-25

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14630187U JPS6451328U (en) 1987-09-25 1987-09-25

Publications (1)

Publication Number Publication Date
JPS6451328U true JPS6451328U (en) 1989-03-30

Family

ID=31415658

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14630187U Pending JPS6451328U (en) 1987-09-25 1987-09-25

Country Status (1)

Country Link
JP (1) JPS6451328U (en)

Similar Documents

Publication Publication Date Title
JPS6451328U (en)
JPH01177612U (en)
JPS62201519U (en)
JPH01108623U (en)
JPS5942646U (en) input circuit
JPS6421518U (en)
JPS6374828U (en)
JPS643329U (en)
JPS62151234U (en)
JPH03123323U (en)
JPS61103931U (en)
JPS62199683U (en)
JPS60160628U (en) electronic volume
JPS5811330U (en) Waveform shaping circuit
JPS6355616U (en)
JPS6057224U (en) C-R oscillation circuit
JPS61136646U (en)
JPS6427723U (en)
JPS6193013U (en)
JPS6344521U (en)
JPS6349828U (en)
JPS6335325U (en)
JPS6316713U (en)
JPS6421526U (en)
JPS63134505U (en)