JPS62147929U - - Google Patents

Info

Publication number
JPS62147929U
JPS62147929U JP3635186U JP3635186U JPS62147929U JP S62147929 U JPS62147929 U JP S62147929U JP 3635186 U JP3635186 U JP 3635186U JP 3635186 U JP3635186 U JP 3635186U JP S62147929 U JPS62147929 U JP S62147929U
Authority
JP
Japan
Prior art keywords
switch
signal
capacitor
supplied
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP3635186U
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP3635186U priority Critical patent/JPS62147929U/ja
Publication of JPS62147929U publication Critical patent/JPS62147929U/ja
Pending legal-status Critical Current

Links

Landscapes

  • Analogue/Digital Conversion (AREA)
  • Manipulation Of Pulses (AREA)
  • Electronic Switches (AREA)

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本考案の一例の構成図、第2図は他の
例の構成図、第3図は従来の技術の説明のための
図である。 1,4は端子、3,5,8はスイツチ、6はコ
ンデンサ、7はインバータアンプ、14はクロツ
ク信号端子、15〜18は遅延回路である。
FIG. 1 is a block diagram of one example of the present invention, FIG. 2 is a block diagram of another example, and FIG. 3 is a diagram for explaining a conventional technique. 1 and 4 are terminals, 3, 5, and 8 are switches, 6 is a capacitor, 7 is an inverter amplifier, 14 is a clock signal terminal, and 15 to 18 are delay circuits.

Claims (1)

【実用新案登録請求の範囲】 信号電位端子が第1のスイツチを通じると共に
、参照電位端子が第2のスイツチを通じて互いに
接続されてコンデンサの一端に接続され、 このコンデンサの他端がインバータアンプの入
力に接続されると共にこのインバータアンプの入
出力間が第3のスイツチを通じて接続されてなり
、 上記第3のスイツチの駆動信号で遅延されて上
記第2のスイツチに同相で供給されると共に、上
記第1のスイツチに逆相で供給されるようにした
チヨツパ型コンパレータ。
[Claims for Utility Model Registration] The signal potential terminal passes through the first switch, and the reference potential terminals are connected to each other through a second switch and connected to one end of a capacitor, and the other end of this capacitor is connected to the input of the inverter amplifier. and the input and output of this inverter amplifier are connected through a third switch, and the signal is delayed by the drive signal of the third switch and is supplied to the second switch in the same phase. A chipper type comparator that is supplied with reverse phase to switch 1.
JP3635186U 1986-03-13 1986-03-13 Pending JPS62147929U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP3635186U JPS62147929U (en) 1986-03-13 1986-03-13

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3635186U JPS62147929U (en) 1986-03-13 1986-03-13

Publications (1)

Publication Number Publication Date
JPS62147929U true JPS62147929U (en) 1987-09-18

Family

ID=30846673

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3635186U Pending JPS62147929U (en) 1986-03-13 1986-03-13

Country Status (1)

Country Link
JP (1) JPS62147929U (en)

Similar Documents

Publication Publication Date Title
JPS62147929U (en)
JPS62155524U (en)
JPS62151223U (en)
JPS6332398U (en)
JPS62151237U (en)
JPS62159027U (en)
JPS6065681U (en) frequency discrimination circuit
JPS63131229U (en)
JPH02101283U (en)
JPH021928U (en)
JPS61113550U (en)
JPH0228147U (en)
JPS637995U (en)
JPS6289880U (en)
JPH0419826U (en)
JPS643329U (en)
JPS6316713U (en)
JPH0178428U (en)
JPS61167099U (en)
JPS5866777U (en) Detection circuit
JPS5854149U (en) FM stereo tuner
JPS61103969U (en)
JPS6150322U (en)
JPS6152870U (en)
JPS61151423U (en)