JPS6156619B2 - - Google Patents

Info

Publication number
JPS6156619B2
JPS6156619B2 JP53067967A JP6796778A JPS6156619B2 JP S6156619 B2 JPS6156619 B2 JP S6156619B2 JP 53067967 A JP53067967 A JP 53067967A JP 6796778 A JP6796778 A JP 6796778A JP S6156619 B2 JPS6156619 B2 JP S6156619B2
Authority
JP
Japan
Prior art keywords
integrated circuit
lead
mounting
mounting portion
mounting part
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP53067967A
Other languages
English (en)
Japanese (ja)
Other versions
JPS54158863A (en
Inventor
Masakazu Matsushima
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP6796778A priority Critical patent/JPS54158863A/ja
Publication of JPS54158863A publication Critical patent/JPS54158863A/ja
Publication of JPS6156619B2 publication Critical patent/JPS6156619B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48253Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a potential ring of the item

Landscapes

  • Lead Frames For Integrated Circuits (AREA)
JP6796778A 1978-06-05 1978-06-05 Integrated-circuit device Granted JPS54158863A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP6796778A JPS54158863A (en) 1978-06-05 1978-06-05 Integrated-circuit device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP6796778A JPS54158863A (en) 1978-06-05 1978-06-05 Integrated-circuit device

Publications (2)

Publication Number Publication Date
JPS54158863A JPS54158863A (en) 1979-12-15
JPS6156619B2 true JPS6156619B2 (OSRAM) 1986-12-03

Family

ID=13360244

Family Applications (1)

Application Number Title Priority Date Filing Date
JP6796778A Granted JPS54158863A (en) 1978-06-05 1978-06-05 Integrated-circuit device

Country Status (1)

Country Link
JP (1) JPS54158863A (OSRAM)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4663650A (en) * 1984-05-02 1987-05-05 Gte Products Corporation Packaged integrated circuit chip

Also Published As

Publication number Publication date
JPS54158863A (en) 1979-12-15

Similar Documents

Publication Publication Date Title
US20050012203A1 (en) Enhanced die-down ball grid array and method for making the same
JPS6132452A (ja) リ−ドフレ−ムとそれを用いた電子装置
JPS6156619B2 (OSRAM)
JPS6130742B2 (OSRAM)
JPH04114455A (ja) 半導体装置及びその実装構造
JPS5833859A (ja) 半導体装置用パツケ−ジ
KR200156148Y1 (ko) 반도체 패키지
JPS62185340A (ja) 半導体装置
JPS6190459A (ja) 固体撮像素子のパツケ−ジ
JPH0697686A (ja) 混成集積回路装置
JPS6245412Y2 (OSRAM)
JPS635250Y2 (OSRAM)
JP2904175B2 (ja) 集積回路装置の実装構造および集積回路実装用ケース
JP2727654B2 (ja) 半導体集積回路素子搭載用パッケージ
JPS6068661U (ja) 混成集積回路装置
JPS5821178Y2 (ja) パッケ−ジ型半導体装置
KR950001367B1 (ko) 반도체 장치의 실장구조
JPH03122543U (OSRAM)
JPH04207062A (ja) 半導体装置
JPS63114238A (ja) 半導体パツケ−ジ
JPH01215049A (ja) 半導体装置
JPH01246857A (ja) 半導体装置
JPS63174453U (OSRAM)
JPH0560662B2 (OSRAM)
JPS59189232U (ja) 電子部品