JPS6148181B2 - - Google Patents
Info
- Publication number
- JPS6148181B2 JPS6148181B2 JP56171498A JP17149881A JPS6148181B2 JP S6148181 B2 JPS6148181 B2 JP S6148181B2 JP 56171498 A JP56171498 A JP 56171498A JP 17149881 A JP17149881 A JP 17149881A JP S6148181 B2 JPS6148181 B2 JP S6148181B2
- Authority
- JP
- Japan
- Prior art keywords
- instruction
- execution
- common bus
- unit
- monitoring
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000012544 monitoring process Methods 0.000 claims abstract description 20
- 238000000034 method Methods 0.000 claims description 16
- 230000010365 information processing Effects 0.000 claims description 14
- 238000012545 processing Methods 0.000 abstract description 32
- 230000006870 function Effects 0.000 abstract description 9
- 238000010586 diagram Methods 0.000 description 11
- 238000007796 conventional method Methods 0.000 description 1
- 238000007429 general method Methods 0.000 description 1
- 230000008676 import Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/36—Preventing errors by testing or debugging software
- G06F11/362—Software debugging
- G06F11/3648—Software debugging using additional hardware
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
- G06F11/34—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation ; Recording or statistical evaluation of user activity, e.g. usability assessment
- G06F11/3466—Performance evaluation by tracing or monitoring
- G06F11/348—Circuit details, i.e. tracer hardware
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
- G06F11/34—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation ; Recording or statistical evaluation of user activity, e.g. usability assessment
- G06F11/3466—Performance evaluation by tracing or monitoring
- G06F11/3471—Address tracing
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- General Engineering & Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Debugging And Monitoring (AREA)
- Advance Control (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56171498A JPS5875256A (ja) | 1981-10-28 | 1981-10-28 | 実行命令遂行状態のモニタ方式 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56171498A JPS5875256A (ja) | 1981-10-28 | 1981-10-28 | 実行命令遂行状態のモニタ方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5875256A JPS5875256A (ja) | 1983-05-06 |
JPS6148181B2 true JPS6148181B2 (ko) | 1986-10-23 |
Family
ID=15924208
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56171498A Granted JPS5875256A (ja) | 1981-10-28 | 1981-10-28 | 実行命令遂行状態のモニタ方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5875256A (ko) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5969853A (ja) * | 1982-10-15 | 1984-04-20 | Fujitsu Ltd | 履歴情報記録圧縮方式 |
JPH0233631A (ja) * | 1988-07-22 | 1990-02-02 | Fujitsu Ltd | 先行制御トレース方式 |
-
1981
- 1981-10-28 JP JP56171498A patent/JPS5875256A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5875256A (ja) | 1983-05-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4791557A (en) | Apparatus and method for monitoring and controlling the prefetching of instructions by an information processing system | |
EP0313097A2 (en) | Microcomputer system including master processor and slave processor | |
US5488728A (en) | Microprocessor having a run/stop pin for accessing an idle mode | |
US4747045A (en) | Information processing apparatus having an instruction prefetch circuit | |
JP2513417B2 (ja) | 情報処理装置 | |
KR100263262B1 (ko) | 마이크로프로세서 | |
JPS6148181B2 (ko) | ||
JPH1031595A (ja) | シミュレーション装置及びシミュレーション方法 | |
JPH08171504A (ja) | エミュレ−ション装置 | |
JP2808757B2 (ja) | デバッグ用マイクロプロセッサ | |
JP2536726B2 (ja) | マイクロプロセッサ | |
JPH01243167A (ja) | データ処理装置 | |
EP0525672A2 (en) | Microprocessor with program tracing | |
JP2927751B2 (ja) | 情報処理装置及び情報処理方法及びスケジューリング装置 | |
JPS632922Y2 (ko) | ||
JP2644104B2 (ja) | マイクロプロセッサ | |
JPS63142449A (ja) | 制御メモリに対するパトロ−ルチエツク方式 | |
JPH0149975B2 (ko) | ||
JPH04290130A (ja) | プロセッサのエラー管理方式 | |
JPH01116753A (ja) | 1チップマイコンの周辺装置とのアクセス方法 | |
JPH05216701A (ja) | 入出力命令のリカバリタイム調整回路 | |
JPS6134167B2 (ko) | ||
JPS59194251A (ja) | デ−タ処理装置の診断方式 | |
JPH02129744A (ja) | データ転送装置 | |
JPS59108151A (ja) | 情報処理装置のリトライ方式 |