JPS6148038A - 加算器の零検出方式 - Google Patents
加算器の零検出方式Info
- Publication number
- JPS6148038A JPS6148038A JP59169319A JP16931984A JPS6148038A JP S6148038 A JPS6148038 A JP S6148038A JP 59169319 A JP59169319 A JP 59169319A JP 16931984 A JP16931984 A JP 16931984A JP S6148038 A JPS6148038 A JP S6148038A
- Authority
- JP
- Japan
- Prior art keywords
- adder
- output
- zero
- carry
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/02—Comparing digital values
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computational Mathematics (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- General Engineering & Computer Science (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59169319A JPS6148038A (ja) | 1984-08-15 | 1984-08-15 | 加算器の零検出方式 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59169319A JPS6148038A (ja) | 1984-08-15 | 1984-08-15 | 加算器の零検出方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6148038A true JPS6148038A (ja) | 1986-03-08 |
JPH0319568B2 JPH0319568B2 (enrdf_load_stackoverflow) | 1991-03-15 |
Family
ID=15884334
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP59169319A Granted JPS6148038A (ja) | 1984-08-15 | 1984-08-15 | 加算器の零検出方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6148038A (enrdf_load_stackoverflow) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0827708B2 (ja) * | 1990-04-04 | 1996-03-21 | インターナショナル・ビジネス・マシーンズ・コーポレーション | Alu状況判定装置 |
WO1996010784A1 (en) * | 1994-09-30 | 1996-04-11 | Vlsi Technology, Inc. | Arithmetic logic unit with zero sum prediction |
GB2354091A (en) * | 1999-09-09 | 2001-03-14 | Advanced Risc Mach Ltd | Zero result prediction. |
-
1984
- 1984-08-15 JP JP59169319A patent/JPS6148038A/ja active Granted
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0827708B2 (ja) * | 1990-04-04 | 1996-03-21 | インターナショナル・ビジネス・マシーンズ・コーポレーション | Alu状況判定装置 |
WO1996010784A1 (en) * | 1994-09-30 | 1996-04-11 | Vlsi Technology, Inc. | Arithmetic logic unit with zero sum prediction |
GB2354091A (en) * | 1999-09-09 | 2001-03-14 | Advanced Risc Mach Ltd | Zero result prediction. |
GB2354091B (en) * | 1999-09-09 | 2003-08-27 | Advanced Risc Mach Ltd | Zero result prediction |
US6629118B1 (en) | 1999-09-09 | 2003-09-30 | Arm Limited | Zero result prediction |
Also Published As
Publication number | Publication date |
---|---|
JPH0319568B2 (enrdf_load_stackoverflow) | 1991-03-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3076046B2 (ja) | 例外検出回路 | |
JP2662196B2 (ja) | 演算結果正規化方法及び装置 | |
JPH06236257A (ja) | データ・プロセッサにおいて浮動小数点実行ユニット内で後正規化を実行する方法および装置 | |
JP2618374B2 (ja) | 最上位の数字の位置の検出 | |
JPH0542011B2 (enrdf_load_stackoverflow) | ||
JPH09212337A (ja) | 浮動小数点演算処理装置 | |
US6061707A (en) | Method and apparatus for generating an end-around carry in a floating-point pipeline within a computer system | |
JPS6227412B2 (enrdf_load_stackoverflow) | ||
JPS61123928A (ja) | 浮動小数点データ処理装置 | |
JPS6148038A (ja) | 加算器の零検出方式 | |
JP2695178B2 (ja) | 演算回路 | |
JPS59226944A (ja) | 浮動小数点デ−タ加減算方式 | |
JP3370688B2 (ja) | 加算器のフラグ生成回路 | |
JP3286793B2 (ja) | キャリアウトを確定する回路及び方法 | |
JPH0731591B2 (ja) | 先行1検出回路および浮動小数点加減算装置 | |
JPH0362124A (ja) | 加算回路 | |
JPH0479014B2 (enrdf_load_stackoverflow) | ||
JP2752698B2 (ja) | 浮動小数点加減算回路 | |
JP3298119B2 (ja) | 零フラグ生成加減算器 | |
JPS63208938A (ja) | フラグ発生回路 | |
JPH0367328A (ja) | 浮動小数点演算装置 | |
JPS61160134A (ja) | 指数アンダ−フロ−検出回路 | |
JPH08123662A (ja) | 加算方法および加算器 | |
JPH02224120A (ja) | 浮動小数点演算器 | |
JP2685466B2 (ja) | アドレス演算器 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
EXPY | Cancellation because of completion of term |