JPS6138853B2 - - Google Patents

Info

Publication number
JPS6138853B2
JPS6138853B2 JP5761179A JP5761179A JPS6138853B2 JP S6138853 B2 JPS6138853 B2 JP S6138853B2 JP 5761179 A JP5761179 A JP 5761179A JP 5761179 A JP5761179 A JP 5761179A JP S6138853 B2 JPS6138853 B2 JP S6138853B2
Authority
JP
Japan
Prior art keywords
insulating layer
layer
wiring metal
polyimide
metal layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP5761179A
Other languages
English (en)
Japanese (ja)
Other versions
JPS55150254A (en
Inventor
Shiro Takeda
Minoru Nakajima
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP5761179A priority Critical patent/JPS55150254A/ja
Priority to DE8080301413T priority patent/DE3060913D1/de
Priority to EP80301413A priority patent/EP0019391B1/en
Priority to US06/148,722 priority patent/US4347306A/en
Publication of JPS55150254A publication Critical patent/JPS55150254A/ja
Publication of JPS6138853B2 publication Critical patent/JPS6138853B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Formation Of Insulating Films (AREA)
  • Local Oxidation Of Silicon (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
JP5761179A 1979-05-12 1979-05-12 Semiconductor device Granted JPS55150254A (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP5761179A JPS55150254A (en) 1979-05-12 1979-05-12 Semiconductor device
DE8080301413T DE3060913D1 (en) 1979-05-12 1980-04-30 Improvement in method of manufacturing electronic device having multilayer wiring structure
EP80301413A EP0019391B1 (en) 1979-05-12 1980-04-30 Improvement in method of manufacturing electronic device having multilayer wiring structure
US06/148,722 US4347306A (en) 1979-05-12 1980-05-12 Method of manufacturing electronic device having multilayer wiring structure

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5761179A JPS55150254A (en) 1979-05-12 1979-05-12 Semiconductor device

Publications (2)

Publication Number Publication Date
JPS55150254A JPS55150254A (en) 1980-11-22
JPS6138853B2 true JPS6138853B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1986-09-01

Family

ID=13060649

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5761179A Granted JPS55150254A (en) 1979-05-12 1979-05-12 Semiconductor device

Country Status (1)

Country Link
JP (1) JPS55150254A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57154857A (en) * 1981-03-20 1982-09-24 Hitachi Ltd Semiconductor integrated circuit device
JPS5922332A (ja) * 1982-07-28 1984-02-04 Matsushita Electronics Corp 半導体装置
JPS6195551A (ja) * 1984-10-16 1986-05-14 Matsushita Electric Ind Co Ltd 集積回路の多層配線構造体

Also Published As

Publication number Publication date
JPS55150254A (en) 1980-11-22

Similar Documents

Publication Publication Date Title
US4152195A (en) Method of improving the adherence of metallic conductive lines on polyimide layers
JPS6030153A (ja) 半導体装置
JPS6046826B2 (ja) 半導体装置
JPS6138853B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP3209918B2 (ja) 剥離液及びそれを使用した半導体装置の製造方法
US6759317B2 (en) Method of manufacturing semiconductor device having passivation film and buffer coating film
JPH09306901A (ja) 半導体装置の製造方法
JPS6243544B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPS63293996A (ja) 多層配線基板の製造方法
KR100372995B1 (ko) 반도체기판위에목적하는패턴의수지막을형성하는방법,반도체칩,반도체패키지,및레지스트상박리액
JPS6331939B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP2625910B2 (ja) ポリイミド積層膜の製造方法
JPH0537151A (ja) 薄膜多層回路形成方法
JP2850518B2 (ja) 有機樹脂多層配線基板および有機樹脂多層配線基板の製造方法
JPS5936944A (ja) 多層配線形成方法
JPH08298369A (ja) 銅配線上のポリイミド膜及びその形成方法
KR930008136B1 (ko) 폴리이미드 수지의 패턴 형성방법
JPS60108842A (ja) 半導体装置の製法
JP2000003037A (ja) 配線構造とその製造方法
JP3244990B2 (ja) プリント配線板の製造方法
EP0204631A2 (en) Semiconductor structures having polysiloxane leveling film
JP3195201B2 (ja) 高分子表面処理方法
JPS6125219B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH06105836B2 (ja) 薄膜多層基板の製造方法
JPS6210016B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)