JPS6137084Y2 - - Google Patents
Info
- Publication number
- JPS6137084Y2 JPS6137084Y2 JP7339485U JP7339485U JPS6137084Y2 JP S6137084 Y2 JPS6137084 Y2 JP S6137084Y2 JP 7339485 U JP7339485 U JP 7339485U JP 7339485 U JP7339485 U JP 7339485U JP S6137084 Y2 JPS6137084 Y2 JP S6137084Y2
- Authority
- JP
- Japan
- Prior art keywords
- processor
- output
- gate
- flip
- flop
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Bus Control (AREA)
- Multi Processors (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7339485U JPS6137084Y2 (cg-RX-API-DMAC10.html) | 1985-05-17 | 1985-05-17 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7339485U JPS6137084Y2 (cg-RX-API-DMAC10.html) | 1985-05-17 | 1985-05-17 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6184954U JPS6184954U (cg-RX-API-DMAC10.html) | 1986-06-04 |
| JPS6137084Y2 true JPS6137084Y2 (cg-RX-API-DMAC10.html) | 1986-10-27 |
Family
ID=30612716
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP7339485U Expired JPS6137084Y2 (cg-RX-API-DMAC10.html) | 1985-05-17 | 1985-05-17 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6137084Y2 (cg-RX-API-DMAC10.html) |
-
1985
- 1985-05-17 JP JP7339485U patent/JPS6137084Y2/ja not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6184954U (cg-RX-API-DMAC10.html) | 1986-06-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5119480A (en) | Bus master interface circuit with transparent preemption of a data transfer operation | |
| US4667310A (en) | Large scale circuit device containing simultaneously accessible memory cells | |
| US5463756A (en) | Memory control unit and associated method for changing the number of wait states using both fixed and variable delay times based upon memory characteristics | |
| JP2625141B2 (ja) | デュアルポートramメモリ装置 | |
| JPS6137084Y2 (cg-RX-API-DMAC10.html) | ||
| US4437158A (en) | System bus protocol interface circuit | |
| JP2891979B1 (ja) | 部分書き換え可能なpld | |
| JPS6024980B2 (ja) | マイクロコンピユ−タ | |
| JP2975638B2 (ja) | 半導体集積回路 | |
| JPS59161761A (ja) | デ−タ処理装置における状態設定回路 | |
| JP3048762B2 (ja) | 半導体集積回路装置 | |
| JP2560053B2 (ja) | 裁定回路 | |
| JPH0624908Y2 (ja) | デ−タ転送制御装置 | |
| KR960008562Y1 (ko) | 공유 데이타 액세스 중재장치 | |
| JPH0661076B2 (ja) | デ−タ転送装置 | |
| JPS63201810A (ja) | 情報処理システムの時刻方式 | |
| JPS6238901A (ja) | プログラマブルコントロ−ラ | |
| JPH05298133A (ja) | データ転送装置 | |
| JPS62196744A (ja) | メモリ制御回路 | |
| JPS6149271A (ja) | 半導体装置 | |
| JPS6057095B2 (ja) | 記憶装置 | |
| JPH0756860A (ja) | マルチcpuシステム | |
| JPS5922153A (ja) | デ−タ処理装置 | |
| JPS6127785B2 (cg-RX-API-DMAC10.html) | ||
| JPS63251854A (ja) | マルチポ−トメモリコントロ−ラ |