JPS6135702B2 - - Google Patents
Info
- Publication number
- JPS6135702B2 JPS6135702B2 JP56044383A JP4438381A JPS6135702B2 JP S6135702 B2 JPS6135702 B2 JP S6135702B2 JP 56044383 A JP56044383 A JP 56044383A JP 4438381 A JP4438381 A JP 4438381A JP S6135702 B2 JPS6135702 B2 JP S6135702B2
- Authority
- JP
- Japan
- Prior art keywords
- output terminal
- chip
- input
- semiconductor chip
- auxiliary input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H10W90/701—
-
- H10W70/655—
-
- H10W72/07551—
-
- H10W72/50—
-
- H10W72/884—
-
- H10W90/734—
-
- H10W90/754—
Landscapes
- Lead Frames For Integrated Circuits (AREA)
- Read Only Memory (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56044383A JPS57159053A (en) | 1981-03-26 | 1981-03-26 | Multitip package |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56044383A JPS57159053A (en) | 1981-03-26 | 1981-03-26 | Multitip package |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS57159053A JPS57159053A (en) | 1982-10-01 |
| JPS6135702B2 true JPS6135702B2 (enExample) | 1986-08-14 |
Family
ID=12689975
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP56044383A Granted JPS57159053A (en) | 1981-03-26 | 1981-03-26 | Multitip package |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS57159053A (enExample) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS61177759A (ja) * | 1985-02-04 | 1986-08-09 | Hitachi Micro Comput Eng Ltd | 半導体装置 |
| KR100831815B1 (ko) * | 2000-05-23 | 2008-05-28 | 오스모닉스 인코포레이티드 | 나노여과용 산 안정성 막 |
-
1981
- 1981-03-26 JP JP56044383A patent/JPS57159053A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS57159053A (en) | 1982-10-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| USRE36469E (en) | Packaging for semiconductor logic devices | |
| US5138434A (en) | Packaging for semiconductor logic devices | |
| US6144101A (en) | Flip chip down-bond: method and apparatus | |
| US9305861B2 (en) | Method and system for electrically coupling a chip to chip package | |
| JP2858246B2 (ja) | 半導体パッケージ | |
| US5789816A (en) | Multiple-chip integrated circuit package including a dummy chip | |
| US5227995A (en) | High density semiconductor memory module using split finger lead frame | |
| KR20010023575A (ko) | 고밀도 i/o 카운트를 가진 집적 장치에 대한 전기인터페이스 | |
| JP2568748B2 (ja) | 半導体装置 | |
| US4994896A (en) | Semiconductor device | |
| JP3113005B2 (ja) | キャリアのない集積回路パッケージ | |
| EP0221496A2 (en) | Integrated circuit package | |
| JP3166490B2 (ja) | Bga型半導体装置 | |
| JPS6135702B2 (enExample) | ||
| JPH0563138A (ja) | 半導体集積回路装置 | |
| JP2708696B2 (ja) | 半導体素子実装コネクタ | |
| JPS617657A (ja) | マルチチツプパツケ−ジ | |
| US5434450A (en) | PGA package type semiconductor device having leads to be supplied with power source potential | |
| JPH06350025A (ja) | 半導体装置 | |
| JP2786047B2 (ja) | 樹脂封止型半導体装置 | |
| JPH04139737A (ja) | 半導体チップの実装方法 | |
| JP3586867B2 (ja) | 半導体装置、その製造方法及びその実装方法並びにこれを実装した回路基板 | |
| JP2992408B2 (ja) | Icパッケージとその実装構造 | |
| JPH08125101A (ja) | 半導体装置 | |
| KR100352115B1 (ko) | 반도체패키지 |