JPS6130450B2 - - Google Patents
Info
- Publication number
- JPS6130450B2 JPS6130450B2 JP52094101A JP9410177A JPS6130450B2 JP S6130450 B2 JPS6130450 B2 JP S6130450B2 JP 52094101 A JP52094101 A JP 52094101A JP 9410177 A JP9410177 A JP 9410177A JP S6130450 B2 JPS6130450 B2 JP S6130450B2
- Authority
- JP
- Japan
- Prior art keywords
- signal
- clock pulse
- delay
- delay circuit
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000003111 delayed effect Effects 0.000 claims description 18
- 230000001934 delay Effects 0.000 claims description 6
- 230000001360 synchronised effect Effects 0.000 description 7
- 238000010586 diagram Methods 0.000 description 6
- 238000010295 mobile communication Methods 0.000 description 2
- 230000011664 signaling Effects 0.000 description 2
- 238000007796 conventional method Methods 0.000 description 1
- 230000010363 phase shift Effects 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
Landscapes
- Pulse Circuits (AREA)
- Networks Using Active Elements (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Mobile Radio Communication Systems (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9410177A JPS5428559A (en) | 1977-08-08 | 1977-08-08 | Signal delay device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9410177A JPS5428559A (en) | 1977-08-08 | 1977-08-08 | Signal delay device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5428559A JPS5428559A (en) | 1979-03-03 |
JPS6130450B2 true JPS6130450B2 (US07368563-20080506-C00056.png) | 1986-07-14 |
Family
ID=14101043
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP9410177A Granted JPS5428559A (en) | 1977-08-08 | 1977-08-08 | Signal delay device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5428559A (US07368563-20080506-C00056.png) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0473336U (US07368563-20080506-C00056.png) * | 1990-11-01 | 1992-06-26 |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS55143825A (en) * | 1979-04-25 | 1980-11-10 | Nec Corp | Digital phase shifter |
JPS55166331A (en) * | 1979-06-12 | 1980-12-25 | Nec Corp | Digital phase variable circuit |
JPS5647125A (en) * | 1979-09-26 | 1981-04-28 | Toshiba Corp | Delay circuit |
JPS6296879A (ja) * | 1985-10-24 | 1987-05-06 | Nec Corp | タイミング制御回路 |
JPS62176344A (ja) * | 1986-01-30 | 1987-08-03 | Nec Corp | タイミング位相補正回路 |
JPH0246880Y2 (US07368563-20080506-C00056.png) * | 1987-08-26 | 1990-12-10 |
-
1977
- 1977-08-08 JP JP9410177A patent/JPS5428559A/ja active Granted
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0473336U (US07368563-20080506-C00056.png) * | 1990-11-01 | 1992-06-26 |
Also Published As
Publication number | Publication date |
---|---|
JPS5428559A (en) | 1979-03-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH0519892A (ja) | 可変クロツク分周回路 | |
US5510742A (en) | Multiplexer receiving at its input a plurality of identical, but out of phase, signals | |
JP2576366B2 (ja) | 可変遅延バッファ回路 | |
US5483540A (en) | Demultiplexer for demultiplexing serial multiplexed signal into bits | |
JPS6130450B2 (US07368563-20080506-C00056.png) | ||
JPH0946197A (ja) | 可変遅延回路 | |
KR970024568A (ko) | 위상 조정 회로, 그 회로를 포함하는 시스템 및 위상 조정 방법 | |
US4644568A (en) | Timing signal distribution arrangement | |
US6282255B1 (en) | Frequency divider with variable modulo | |
CA1266535A (en) | Multiplexer | |
US3505478A (en) | Clock frequency converter for time division multiplexed pulse communication system | |
JPS59221115A (ja) | クロツク信号切換回路 | |
JPH0214813B2 (US07368563-20080506-C00056.png) | ||
JPH05258589A (ja) | 可変長シフトレジスタ | |
JP2897682B2 (ja) | 遅延時間調整回路 | |
JPH0774654A (ja) | 多重化回路 | |
JPH04276936A (ja) | フレーム同期回路 | |
JP3145016B2 (ja) | セレクタ回路及びセレクタ装置 | |
JP2692476B2 (ja) | フレーム同期システム | |
JPS6248319B2 (US07368563-20080506-C00056.png) | ||
JPS61208923A (ja) | デイジタルpll回路 | |
JP3005997B2 (ja) | 同期多重方式 | |
EP0667058B1 (en) | A method and a device for a changeover of asynchronous clock signals | |
JPH1168726A (ja) | クロック切替え回路 | |
JP2595103Y2 (ja) | 差動ゲートによるタイミング調整回路 |