JPS61295742A - 調歩同期式手順の回線処理方式 - Google Patents

調歩同期式手順の回線処理方式

Info

Publication number
JPS61295742A
JPS61295742A JP60137396A JP13739685A JPS61295742A JP S61295742 A JPS61295742 A JP S61295742A JP 60137396 A JP60137396 A JP 60137396A JP 13739685 A JP13739685 A JP 13739685A JP S61295742 A JPS61295742 A JP S61295742A
Authority
JP
Japan
Prior art keywords
line
mark
received
bit
processor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP60137396A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0356502B2 (enExample
Inventor
Tatsuo Okada
辰夫 岡田
Hajime Takahashi
肇 高橋
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP60137396A priority Critical patent/JPS61295742A/ja
Publication of JPS61295742A publication Critical patent/JPS61295742A/ja
Publication of JPH0356502B2 publication Critical patent/JPH0356502B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Dc Digital Transmission (AREA)
  • Communication Control (AREA)
JP60137396A 1985-06-24 1985-06-24 調歩同期式手順の回線処理方式 Granted JPS61295742A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60137396A JPS61295742A (ja) 1985-06-24 1985-06-24 調歩同期式手順の回線処理方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60137396A JPS61295742A (ja) 1985-06-24 1985-06-24 調歩同期式手順の回線処理方式

Publications (2)

Publication Number Publication Date
JPS61295742A true JPS61295742A (ja) 1986-12-26
JPH0356502B2 JPH0356502B2 (enExample) 1991-08-28

Family

ID=15197684

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60137396A Granted JPS61295742A (ja) 1985-06-24 1985-06-24 調歩同期式手順の回線処理方式

Country Status (1)

Country Link
JP (1) JPS61295742A (enExample)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6335038A (ja) * 1986-07-29 1988-02-15 Nec Corp 通信回線状態検出回路
CN112198818A (zh) * 2019-07-08 2021-01-08 浙江宇视科技有限公司 步进式驱动结构的控制方法、装置、设备及存储介质

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6335038A (ja) * 1986-07-29 1988-02-15 Nec Corp 通信回線状態検出回路
CN112198818A (zh) * 2019-07-08 2021-01-08 浙江宇视科技有限公司 步进式驱动结构的控制方法、装置、设备及存储介质

Also Published As

Publication number Publication date
JPH0356502B2 (enExample) 1991-08-28

Similar Documents

Publication Publication Date Title
US4275440A (en) I/O Interrupt sequencing for real time and burst mode devices
US4933840A (en) I/O control system using buffer full/empty and zero words signals to control DMA read/write commands
US4658349A (en) Direct memory access control circuit and data processing system using said circuit
JPS61295742A (ja) 調歩同期式手順の回線処理方式
JPH0221619B2 (enExample)
JPS62135881A (ja) 画像表示装置
JPS60252962A (ja) プロセツサダウン通知方式
JPH0358217B2 (enExample)
JP2584493B2 (ja) レーダー用表示装置
JPS61270952A (ja) デ−タ伝送方式
JPH0581165A (ja) データ転送回路
JP3367949B2 (ja) 画像データ処理装置
KR100244471B1 (ko) 다이렉트 메모리 엑세스 제어기 및 그 제어방법
KR100962306B1 (ko) 임베디드 시스템의 양방향 데이터 통신장치 및 그 방법
SU1700562A1 (ru) Устройство дл обмена данными
JP2630077B2 (ja) クロック同期式シリアルインターフェース
SU1425607A1 (ru) Устройство дл программного управлени
JPS6158073A (ja) デ−タ転送制御方式
JP2002132572A (ja) メモリ制御装置
JPH04344552A (ja) 多重入出力制御方式
JPH0235500B2 (enExample)
JPH0467826B2 (enExample)
JPH03270334A (ja) 調歩同期式通信における受信制御装置
JPH05292130A (ja) 通信制御用半導体集積回路
JPH11187074A (ja) 通信装置