JPH0356502B2 - - Google Patents
Info
- Publication number
- JPH0356502B2 JPH0356502B2 JP60137396A JP13739685A JPH0356502B2 JP H0356502 B2 JPH0356502 B2 JP H0356502B2 JP 60137396 A JP60137396 A JP 60137396A JP 13739685 A JP13739685 A JP 13739685A JP H0356502 B2 JPH0356502 B2 JP H0356502B2
- Authority
- JP
- Japan
- Prior art keywords
- line
- section
- processor
- control
- line control
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000012545 processing Methods 0.000 claims description 19
- 238000000034 method Methods 0.000 claims description 12
- 102100027310 Bromodomain adjacent to zinc finger domain protein 1A Human genes 0.000 claims description 9
- 101000937778 Homo sapiens Bromodomain adjacent to zinc finger domain protein 1A Proteins 0.000 claims description 9
- 230000005540 biological transmission Effects 0.000 claims description 5
- 238000010586 diagram Methods 0.000 description 10
- 238000004891 communication Methods 0.000 description 8
- 238000001514 detection method Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 101710163092 D-lysergyl-peptide-synthetase subunit 1 Proteins 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000012544 monitoring process Methods 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
Landscapes
- Dc Digital Transmission (AREA)
- Communication Control (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60137396A JPS61295742A (ja) | 1985-06-24 | 1985-06-24 | 調歩同期式手順の回線処理方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60137396A JPS61295742A (ja) | 1985-06-24 | 1985-06-24 | 調歩同期式手順の回線処理方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61295742A JPS61295742A (ja) | 1986-12-26 |
| JPH0356502B2 true JPH0356502B2 (enExample) | 1991-08-28 |
Family
ID=15197684
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP60137396A Granted JPS61295742A (ja) | 1985-06-24 | 1985-06-24 | 調歩同期式手順の回線処理方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61295742A (enExample) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6335038A (ja) * | 1986-07-29 | 1988-02-15 | Nec Corp | 通信回線状態検出回路 |
| CN112198818B (zh) * | 2019-07-08 | 2022-05-13 | 浙江宇视科技有限公司 | 步进式驱动结构的控制方法、装置、设备及存储介质 |
-
1985
- 1985-06-24 JP JP60137396A patent/JPS61295742A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS61295742A (ja) | 1986-12-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0009678B1 (en) | Computer input/output apparatus | |
| US6256695B1 (en) | Disk drive method of determining SCSI bus state information after a SCSI bus reset condition | |
| US4933840A (en) | I/O control system using buffer full/empty and zero words signals to control DMA read/write commands | |
| US7069373B2 (en) | USB endpoint controller flexible memory management | |
| US9432299B2 (en) | System and method for ordering of data transferred over multiple channels | |
| US5068785A (en) | Bus control for small computer system interface with transfer indication preceding final word transfer and buffer empty indication preceding receipt acknowledgement | |
| US5237660A (en) | Control method and apparatus for controlling the data flow rate in a FIFO memory, for synchronous SCSI data transfers | |
| EP0088982B1 (en) | Microcomputer system with buffer in peripheral storage control | |
| EP1130521B1 (en) | Memory access circuit and memory access control circuit | |
| JPH05282241A (ja) | バーストデータ転送装置および方法 | |
| US4583160A (en) | Priority control apparatus for a bus in a bus control system having input/output devices | |
| US5129072A (en) | System for minimizing initiator processor interrupts by protocol controller in a computer bus system | |
| EP0772831B1 (en) | Bidirectional parallel signal interface | |
| EP1246072A1 (en) | Adaptive read pre-fetch | |
| US5717949A (en) | System for reading transfer control parameters based on identification codes stored in first and second registers storing destination identification and designated control section identification data | |
| CA2289192C (en) | Communication dma device | |
| US6058440A (en) | Programmable and adaptive resource allocation device and resource use recorder | |
| JPH0356502B2 (enExample) | ||
| JPH0221619B2 (enExample) | ||
| JPH02155675A (ja) | プリンタコントローラ | |
| JP2558062B2 (ja) | システム・バスを介して他のアダプタに可変サイズのデータ・ブロックを転送するためのアダプタ | |
| US6430630B1 (en) | Direct data access between input and output ports | |
| US5799158A (en) | adapter for transferring blocks of data having a variable size to other adapters via a main system bus | |
| EP0285335A2 (en) | Data communication system and method | |
| JPS5936773B2 (ja) | ロ−カルバ−スト転送制御方式 |