JPS61287313A - 半導体集積回路 - Google Patents
半導体集積回路Info
- Publication number
- JPS61287313A JPS61287313A JP12883685A JP12883685A JPS61287313A JP S61287313 A JPS61287313 A JP S61287313A JP 12883685 A JP12883685 A JP 12883685A JP 12883685 A JP12883685 A JP 12883685A JP S61287313 A JPS61287313 A JP S61287313A
- Authority
- JP
- Japan
- Prior art keywords
- node
- load element
- pulse width
- output
- channel mos
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Logic Circuits (AREA)
- Pulse Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP12883685A JPS61287313A (ja) | 1985-06-13 | 1985-06-13 | 半導体集積回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP12883685A JPS61287313A (ja) | 1985-06-13 | 1985-06-13 | 半導体集積回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61287313A true JPS61287313A (ja) | 1986-12-17 |
| JPH0457245B2 JPH0457245B2 (enExample) | 1992-09-11 |
Family
ID=14994598
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP12883685A Granted JPS61287313A (ja) | 1985-06-13 | 1985-06-13 | 半導体集積回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61287313A (enExample) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0372715A (ja) * | 1989-05-26 | 1991-03-27 | Nec Corp | カレントミラー型レベル変換回路 |
-
1985
- 1985-06-13 JP JP12883685A patent/JPS61287313A/ja active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0372715A (ja) * | 1989-05-26 | 1991-03-27 | Nec Corp | カレントミラー型レベル変換回路 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0457245B2 (enExample) | 1992-09-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5723986A (en) | Level shifting circuit | |
| EP0330628B1 (en) | High side driver MOS circuit | |
| JPH035692B2 (enExample) | ||
| JP3702159B2 (ja) | 半導体集積回路装置 | |
| US4894560A (en) | Dual-slope waveform generation circuit | |
| US4804867A (en) | Three-state complementary MOS integrated circuit | |
| US5130566A (en) | Pulse generator circuit for producing simultaneous complementary output pulses | |
| JP3151329B2 (ja) | データ出力回路 | |
| JPH06152341A (ja) | バッファリング回路 | |
| US5146109A (en) | Circuit for driving a floating circuit in response to a digital signal | |
| JP2527050B2 (ja) | 半導体メモリ用センスアンプ回路 | |
| US6304105B1 (en) | Level shifter circuit | |
| JPH0254698B2 (enExample) | ||
| JPS61287313A (ja) | 半導体集積回路 | |
| US5270580A (en) | Pulse generator circuit for producing simultaneous complementary output pulses | |
| JP3052433B2 (ja) | レベルシフト回路 | |
| EP0109004B1 (en) | Low power clock generator | |
| JP3144380B2 (ja) | 出力バッファ回路 | |
| JP3193218B2 (ja) | 半導体論理回路 | |
| JPH03102911A (ja) | クロック信号発生回路 | |
| JPH0351334B2 (enExample) | ||
| JP2864494B2 (ja) | 半導体集積回路 | |
| JPH0555905A (ja) | Cmos論理ゲート | |
| JPH0666656B2 (ja) | シユミツトトリガ回路 | |
| US5122681A (en) | Synchronous BiCMOS logic gate |