JPS61285565A - 負荷分散形デ−タ処理装置 - Google Patents
負荷分散形デ−タ処理装置Info
- Publication number
- JPS61285565A JPS61285565A JP12634985A JP12634985A JPS61285565A JP S61285565 A JPS61285565 A JP S61285565A JP 12634985 A JP12634985 A JP 12634985A JP 12634985 A JP12634985 A JP 12634985A JP S61285565 A JPS61285565 A JP S61285565A
- Authority
- JP
- Japan
- Prior art keywords
- processor
- main
- data
- control unit
- channel
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 claims abstract description 12
- 238000010586 diagram Methods 0.000 description 6
- 238000013500 data storage Methods 0.000 description 4
- 230000004913 activation Effects 0.000 description 2
- 238000002360 preparation method Methods 0.000 description 2
- RRLHMJHRFMHVNM-BQVXCWBNSA-N [(2s,3r,6r)-6-[5-[5-hydroxy-3-(4-hydroxyphenyl)-4-oxochromen-7-yl]oxypentoxy]-2-methyl-3,6-dihydro-2h-pyran-3-yl] acetate Chemical compound C1=C[C@@H](OC(C)=O)[C@H](C)O[C@H]1OCCCCCOC1=CC(O)=C2C(=O)C(C=3C=CC(O)=CC=3)=COC2=C1 RRLHMJHRFMHVNM-BQVXCWBNSA-N 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 230000004044 response Effects 0.000 description 1
Landscapes
- Multi Processors (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP12634985A JPS61285565A (ja) | 1985-06-12 | 1985-06-12 | 負荷分散形デ−タ処理装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP12634985A JPS61285565A (ja) | 1985-06-12 | 1985-06-12 | 負荷分散形デ−タ処理装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61285565A true JPS61285565A (ja) | 1986-12-16 |
| JPH0521260B2 JPH0521260B2 (enExample) | 1993-03-23 |
Family
ID=14932971
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP12634985A Granted JPS61285565A (ja) | 1985-06-12 | 1985-06-12 | 負荷分散形デ−タ処理装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61285565A (enExample) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH09185567A (ja) * | 1995-12-28 | 1997-07-15 | Fujitsu Ltd | 計算機間でデータ転送を行う計算機システム及び、その計算機システムに用いるデータ転送装置とデータ転送方法 |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS50104839A (enExample) * | 1974-01-21 | 1975-08-19 | ||
| JPS59173829A (ja) * | 1983-03-24 | 1984-10-02 | Nec Corp | 入出力制御方式 |
-
1985
- 1985-06-12 JP JP12634985A patent/JPS61285565A/ja active Granted
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS50104839A (enExample) * | 1974-01-21 | 1975-08-19 | ||
| JPS59173829A (ja) * | 1983-03-24 | 1984-10-02 | Nec Corp | 入出力制御方式 |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH09185567A (ja) * | 1995-12-28 | 1997-07-15 | Fujitsu Ltd | 計算機間でデータ転送を行う計算機システム及び、その計算機システムに用いるデータ転送装置とデータ転送方法 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0521260B2 (enExample) | 1993-03-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5706514A (en) | Distributed execution of mode mismatched commands in multiprocessor computer systems | |
| US4268904A (en) | Interruption control method for multiprocessor system | |
| JP3253303B2 (ja) | コンテキスト切り換え装置及び方法 | |
| US4318174A (en) | Multi-processor system employing job-swapping between different priority processors | |
| EP0243085A2 (en) | Coprocessor architecture | |
| JPS6040067B2 (ja) | 分散制御型多重処理システム | |
| US4796176A (en) | Interrupt handling in a multiprocessor computing system | |
| JPS5847049B2 (ja) | Ｉ／ｏ制御器 | |
| JPH01150963A (ja) | 計算機におけるｉｐｌ方法 | |
| JPH04363746A (ja) | Ｄｍａ機能を有するマイクロコンピュータシステム | |
| EP0055623B1 (en) | Direct memory-access mode for a high-speed memory system | |
| JPH023876A (ja) | シングルチップマイクロコンピュータ | |
| JPS61285565A (ja) | 負荷分散形デ−タ処理装置 | |
| JPS6329868A (ja) | Ｄｍａコントロ−ラ | |
| JPS6146552A (ja) | 情報処理装置 | |
| JPH01137359A (ja) | プロセッサの制御方法 | |
| JP2705955B2 (ja) | 並列情報処理装置 | |
| JP3087477B2 (ja) | コンピュータシステム | |
| JPH056333A (ja) | マルチプロセサシステム | |
| JP3043361B2 (ja) | 分散プロセッサ制御方式 | |
| JPS6143369A (ja) | マルチプロセツサシステム | |
| JPS61240333A (ja) | 入出力割込処理方式 | |
| JPH0378661B2 (enExample) | ||
| JPH02730B2 (enExample) | ||
| JPS60112160A (ja) | 入出力装置制御方式 |