JPS6128146B2 - - Google Patents
Info
- Publication number
- JPS6128146B2 JPS6128146B2 JP56207886A JP20788681A JPS6128146B2 JP S6128146 B2 JPS6128146 B2 JP S6128146B2 JP 56207886 A JP56207886 A JP 56207886A JP 20788681 A JP20788681 A JP 20788681A JP S6128146 B2 JPS6128146 B2 JP S6128146B2
- Authority
- JP
- Japan
- Prior art keywords
- bus
- time
- common bus
- common
- request
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0751—Error or fault detection not based on redundancy
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Debugging And Monitoring (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56207886A JPS58107932A (ja) | 1981-12-22 | 1981-12-22 | 共通バス障害チエツク方式 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56207886A JPS58107932A (ja) | 1981-12-22 | 1981-12-22 | 共通バス障害チエツク方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS58107932A JPS58107932A (ja) | 1983-06-27 |
JPS6128146B2 true JPS6128146B2 (enrdf_load_stackoverflow) | 1986-06-28 |
Family
ID=16547186
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56207886A Granted JPS58107932A (ja) | 1981-12-22 | 1981-12-22 | 共通バス障害チエツク方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS58107932A (enrdf_load_stackoverflow) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS621051A (ja) * | 1985-06-26 | 1987-01-07 | Oki Electric Ind Co Ltd | バス制御装置 |
JPH02224051A (ja) * | 1989-02-23 | 1990-09-06 | Nec Corp | マルチプロセサシステム |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5696310A (en) * | 1979-12-28 | 1981-08-04 | Fujitsu Ltd | Centralized control system of bus |
JPS5845050B2 (ja) * | 1979-12-28 | 1983-10-06 | 富士通株式会社 | バス集中監視方式 |
-
1981
- 1981-12-22 JP JP56207886A patent/JPS58107932A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS58107932A (ja) | 1983-06-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5491787A (en) | Fault tolerant digital computer system having two processors which periodically alternate as master and slave | |
EP0186006B1 (en) | Multiprocessor system | |
US5226152A (en) | Functional lockstep arrangement for redundant processors | |
JPH01258057A (ja) | 複数のプロセッサを同期する装置 | |
US5978938A (en) | Fault isolation feature for an I/O or system bus | |
US5500945A (en) | Apparatus and method for controlling a system bus of a multiprocessor system | |
EP3321814B1 (en) | Method and apparatus for handling outstanding interconnect transactions | |
US5578953A (en) | Self-resetting status register | |
JPS6128146B2 (enrdf_load_stackoverflow) | ||
JPH064301A (ja) | 時分割割込制御方式 | |
JPH0562384B2 (enrdf_load_stackoverflow) | ||
JP6992295B2 (ja) | 電子装置 | |
JPH0247758A (ja) | データ処理システム | |
JPH07114521A (ja) | マルチマイクロコンピュータシステム | |
JPS624746B2 (enrdf_load_stackoverflow) | ||
JPH04266147A (ja) | バスアダプタ装置 | |
JPH03132846A (ja) | バス競合検出回路 | |
JPH04363729A (ja) | 計算機システム | |
JPH04220746A (ja) | バス診断回路 | |
JPS61150027A (ja) | シリアルプリンタのタイマ−回路診断方式 | |
JPH05134932A (ja) | マルチcpu装置のアクセス権譲渡回路 | |
JPS6029856A (ja) | マルチプロセツサ・システムにおけるロ−カルメモリのアクセス制御方式 | |
JPS60254338A (ja) | マルチプロセツサの異常検出方式 | |
JPS63251840A (ja) | マルチプロセツサの異常検出制御方法 | |
JPH06350677A (ja) | 割込み要求型切替え要求信号監視方式 |