JPS5696310A - Centralized control system of bus - Google Patents

Centralized control system of bus

Info

Publication number
JPS5696310A
JPS5696310A JP17318579A JP17318579A JPS5696310A JP S5696310 A JPS5696310 A JP S5696310A JP 17318579 A JP17318579 A JP 17318579A JP 17318579 A JP17318579 A JP 17318579A JP S5696310 A JPS5696310 A JP S5696310A
Authority
JP
Japan
Prior art keywords
bus
signal
sent
service
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP17318579A
Other languages
Japanese (ja)
Inventor
Shigeru Hashimoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP17318579A priority Critical patent/JPS5696310A/en
Publication of JPS5696310A publication Critical patent/JPS5696310A/en
Pending legal-status Critical Current

Links

Landscapes

  • Debugging And Monitoring (AREA)

Abstract

PURPOSE: To economize the hardware quantity and improve the system reliability, by providing a means to control the common bus concentratively and by equipping a timer means and a bus end signal output means in the said means.
CONSTITUTION: Main memory 2 and I/O devices 3-1'W3-n' are connected to common bus C-BUS, and CPU1' is connected to C-BUS also through centralized control part 5. When device 3-1' accesses memory 2, address information and address service in signal ASVi are sent and are accepted by control part 5, and counter 11 starts operating, and further, the READ signal and data service in signal DSVi are sent from device 3-1'. In this case, when no signals are returned from memory 2, counter 11 continues the count up to the set value indicating the elapse of the prescribed time and the FF12 and outputs bus time over signal BTOV. The reset signal becomes service-out signal SRVO and is sent to device 3-1'. Device 3-1' accepts it, and turns signal DSVi and the READ signal off, thereby preventing the bus sequence from being blocked.
COPYRIGHT: (C)1981,JPO&Japio
JP17318579A 1979-12-28 1979-12-28 Centralized control system of bus Pending JPS5696310A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP17318579A JPS5696310A (en) 1979-12-28 1979-12-28 Centralized control system of bus

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP17318579A JPS5696310A (en) 1979-12-28 1979-12-28 Centralized control system of bus

Publications (1)

Publication Number Publication Date
JPS5696310A true JPS5696310A (en) 1981-08-04

Family

ID=15955661

Family Applications (1)

Application Number Title Priority Date Filing Date
JP17318579A Pending JPS5696310A (en) 1979-12-28 1979-12-28 Centralized control system of bus

Country Status (1)

Country Link
JP (1) JPS5696310A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58107932A (en) * 1981-12-22 1983-06-27 Fujitsu Ltd Common bus failure check system
JPS6155755U (en) * 1984-09-12 1986-04-15

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5018357A (en) * 1973-05-10 1975-02-26
JPS535098A (en) * 1976-07-02 1978-01-18 Ibm Process for preparing silicon dioxide
JPS54129937A (en) * 1978-03-31 1979-10-08 Toshiba Corp Bus control system

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5018357A (en) * 1973-05-10 1975-02-26
JPS535098A (en) * 1976-07-02 1978-01-18 Ibm Process for preparing silicon dioxide
JPS54129937A (en) * 1978-03-31 1979-10-08 Toshiba Corp Bus control system

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58107932A (en) * 1981-12-22 1983-06-27 Fujitsu Ltd Common bus failure check system
JPS6128146B2 (en) * 1981-12-22 1986-06-28 Fujitsu Ltd
JPS6155755U (en) * 1984-09-12 1986-04-15
JPH0512824Y2 (en) * 1984-09-12 1993-04-05

Similar Documents

Publication Publication Date Title
JPS56140452A (en) Memory protection system
JPS5463634A (en) Bus controller
JPS5696310A (en) Centralized control system of bus
JPS5582366A (en) Multiprocessor system
JPS57135500A (en) Data memory protecting circuit
JPS5326632A (en) Common memory control unit
JPS5494845A (en) Bus control unit for data delivery unit
ES8405174A1 (en) A timing control system in a data processor.
JPS5696311A (en) Bus centralized monitoring system
JPS5549728A (en) Data transfer system
JPS54151331A (en) Data processor
JPS5552600A (en) Main memory unit
JPS55166727A (en) Microcomputer system
JPS5534783A (en) Interruption processing method in magnetic disk memory system
JPS5629732A (en) Bus control system
JPS5663629A (en) Buffer control device
JPS5696356A (en) Multimicroprocessor
JPS57143654A (en) Memory sequence extending circuit
JPS5624659A (en) Memory control system
JPS55108068A (en) Memory control system
JPS5624592A (en) Time setting system
JPS55153021A (en) Data transfer system of multiprocessor system
JPS5582330A (en) Common bus control unit
JPS56107689A (en) Connection control system of automatic exchange
JPS54110746A (en) Microorder control type data processor