JPS61274339A - Ｒａｍ搭載のゲ−ト・アレ− - Google Patents

Ｒａｍ搭載のゲ−ト・アレ−

Info

Publication number
JPS61274339A
JPS61274339A JP60095261A JP9526185A JPS61274339A JP S61274339 A JPS61274339 A JP S61274339A JP 60095261 A JP60095261 A JP 60095261A JP 9526185 A JP9526185 A JP 9526185A JP S61274339 A JPS61274339 A JP S61274339A
Authority
JP
Japan
Prior art keywords
wiring
ram
channel
channel regions
decoder
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP60095261A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0566744B2 (cs
Inventor
Toru Takeshima
徹 竹島
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP60095261A priority Critical patent/JPS61274339A/ja
Publication of JPS61274339A publication Critical patent/JPS61274339A/ja
Publication of JPH0566744B2 publication Critical patent/JPH0566744B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Design And Manufacture Of Integrated Circuits (AREA)
  • Semiconductor Memories (AREA)
JP60095261A 1985-05-02 1985-05-02 Ｒａｍ搭載のゲ−ト・アレ− Granted JPS61274339A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60095261A JPS61274339A (ja) 1985-05-02 1985-05-02 Ｒａｍ搭載のゲ−ト・アレ−

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60095261A JPS61274339A (ja) 1985-05-02 1985-05-02 Ｒａｍ搭載のゲ−ト・アレ−

Publications (2)

Publication Number Publication Date
JPS61274339A true JPS61274339A (ja) 1986-12-04
JPH0566744B2 JPH0566744B2 (cs) 1993-09-22

Family

ID=14132821

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60095261A Granted JPS61274339A (ja) 1985-05-02 1985-05-02 Ｒａｍ搭載のゲ−ト・アレ−

Country Status (1)

Country Link
JP (1) JPS61274339A (cs)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63291460A (ja) * 1987-05-22 1988-11-29 Mitsubishi Electric Corp 半導体記憶装置
JPS6442148A (en) * 1987-08-10 1989-02-14 Fujitsu Ltd Semiconductor integrated circuit device
US5014242A (en) * 1987-12-10 1991-05-07 Hitachi, Ltd. Semiconductor device for a ram disposed on chip so as to minimize distances of signal paths between the logic circuits and memory circuit
US5103282A (en) * 1987-05-27 1992-04-07 Hitachi, Ltd. Semiconductor integrated circuit device having a gate array with a ram and by-pass signal lines which interconnect a logic section and i/o unit circuit of the gate array
US5243208A (en) * 1987-05-27 1993-09-07 Hitachi, Ltd. Semiconductor integrated circuit device having a gate array with a ram and by-pass signal lines which interconnect a logic section and I/O unit circuit of the gate array

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101653454B1 (ko) * 2014-11-04 2016-09-01 서울과학기술대학교 산학협력단 줄로리딘-이미다졸계 화합물, 이를 이용한 아연이온, 알루미늄 이온, 철 2가 이온 및 철 3가 이온 검출제, 검출 방법 및 검출장치

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59117132A (ja) * 1982-12-23 1984-07-06 Nec Corp マスタスライスｌｓｉ基板

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59117132A (ja) * 1982-12-23 1984-07-06 Nec Corp マスタスライスｌｓｉ基板

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63291460A (ja) * 1987-05-22 1988-11-29 Mitsubishi Electric Corp 半導体記憶装置
US5103282A (en) * 1987-05-27 1992-04-07 Hitachi, Ltd. Semiconductor integrated circuit device having a gate array with a ram and by-pass signal lines which interconnect a logic section and i/o unit circuit of the gate array
US5243208A (en) * 1987-05-27 1993-09-07 Hitachi, Ltd. Semiconductor integrated circuit device having a gate array with a ram and by-pass signal lines which interconnect a logic section and I/O unit circuit of the gate array
US5477067A (en) * 1987-05-27 1995-12-19 Hitachi, Ltd. Semiconductor IC device having a RAM interposed between different logic sections and by-pass signal lines extending over the RAM for mutually connecting the logic sections
JPS6442148A (en) * 1987-08-10 1989-02-14 Fujitsu Ltd Semiconductor integrated circuit device
US5014242A (en) * 1987-12-10 1991-05-07 Hitachi, Ltd. Semiconductor device for a ram disposed on chip so as to minimize distances of signal paths between the logic circuits and memory circuit
US5367490A (en) * 1987-12-10 1994-11-22 Hitachi, Ltd. Semiconductor integrated circuit device with two variable delay lines in writing circuit control

Also Published As

Publication number Publication date
JPH0566744B2 (cs) 1993-09-22

Similar Documents

Publication Publication Date Title
JP3356747B2 (ja) 半導体記憶装置
KR970029835A (ko) 셀어레이상에 전원 및 신호버스가 메시형상으로 배치된 시스템
JPS64822B2 (cs)
US6847120B2 (en) Flip chip semiconductor device having signal pads arranged outside of power supply pads
JP3374967B2 (ja) 半導体集積回路
JPH11330410A5 (cs)
JP3850938B2 (ja) 半導体メモリ装置
JPS61274339A (ja) Ｒａｍ搭載のゲ−ト・アレ−
JP2785655B2 (ja) 半導体装置
JPH0146954B2 (cs)
JP3569727B2 (ja) 半導体記憶装置
JP3604884B2 (ja) 半導体メモリ装置及びその内部構造の配置方法
JP2004006479A (ja) 半導体記憶装置
JP4907967B2 (ja) 半導体記憶装置
JPH08297967A (ja) 三重ポートを有する半導体メモリ装置
JPS63207148A (ja) マスタスライス型半導体集積回路
JPH11121505A (ja) 半導体集積回路装置
KR100326823B1 (ko) 반도체 장치
JP3412064B2 (ja) 半導体装置及び半導体メモリ装置
JPH0695569B2 (ja) ゲ−トアレイｌｓｉ装置
JP3060458B2 (ja) 半導体記憶装置
KR100401320B1 (ko) 반도체 장치
JP2692357B2 (ja) 半導体記憶装置
JP2900944B2 (ja) 半導体メモリ
US5195053A (en) Semiconductor memory device wired to accommodate increased capacity without increasing the size of the semiconductor memory device