JPS61250760A - デ−タ転送装置 - Google Patents

デ−タ転送装置

Info

Publication number
JPS61250760A
JPS61250760A JP9281385A JP9281385A JPS61250760A JP S61250760 A JPS61250760 A JP S61250760A JP 9281385 A JP9281385 A JP 9281385A JP 9281385 A JP9281385 A JP 9281385A JP S61250760 A JPS61250760 A JP S61250760A
Authority
JP
Japan
Prior art keywords
data
address
buffer memory
control circuit
cpu
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP9281385A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0542701B2 (enrdf_load_html_response
Inventor
Kiyouya Tsutsui
京弥 筒井
Yoshitaka Kurauchi
倉内　喜孝
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Priority to JP9281385A priority Critical patent/JPS61250760A/ja
Publication of JPS61250760A publication Critical patent/JPS61250760A/ja
Publication of JPH0542701B2 publication Critical patent/JPH0542701B2/ja
Granted legal-status Critical Current

Links

JP9281385A 1985-04-30 1985-04-30 デ−タ転送装置 Granted JPS61250760A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP9281385A JPS61250760A (ja) 1985-04-30 1985-04-30 デ−タ転送装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9281385A JPS61250760A (ja) 1985-04-30 1985-04-30 デ−タ転送装置

Publications (2)

Publication Number Publication Date
JPS61250760A true JPS61250760A (ja) 1986-11-07
JPH0542701B2 JPH0542701B2 (enrdf_load_html_response) 1993-06-29

Family

ID=14064853

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9281385A Granted JPS61250760A (ja) 1985-04-30 1985-04-30 デ−タ転送装置

Country Status (1)

Country Link
JP (1) JPS61250760A (enrdf_load_html_response)

Also Published As

Publication number Publication date
JPH0542701B2 (enrdf_load_html_response) 1993-06-29

Similar Documents

Publication Publication Date Title
US7085941B2 (en) Clock control apparatus and method, for a memory controller, that processes a block access into single continuous macro access while minimizing power consumption
JPH02223091A (ja) コンピュータメモリシステム
JPH07210129A (ja) ビデオｒａｍにおける自己タイミング式リアルタイム・データ転送
US5542110A (en) DMA controller which releases buses to external devices without relinquishing the bus utility right
KR100288177B1 (ko) 메모리 액세스 제어 회로
US7555625B2 (en) Multi-memory chip and data transfer method capable of directly transferring data between internal memory devices
JPH0271344A (ja) マイクロコンピユータ・システム
US5799161A (en) Method and apparatus for concurrent data routing
JPS61250760A (ja) デ−タ転送装置
JP3610029B2 (ja) データ処理システム
JPH03177953A (ja) データ転送方式
JPH04323755A (ja) Ｄｍａ装置
JPH024021B2 (enrdf_load_html_response)
JPH11312116A (ja) シンクロナス・ダイナミックランダムアクセスメモリ用同期装置
JPH036763A (ja) Ｄｒａｍ型メモリ装置間の高速データ転送方法
JPH0222748A (ja) 不揮発生メモリ制御回路
JPH02132543A (ja) 情報処理装置
JPH02211571A (ja) 情報処理装置
JP3610030B2 (ja) データ処理システム
JP3610031B2 (ja) データ処理システム
JP2642087B2 (ja) 主記憶装置間データ転送処理機構
JP2645462B2 (ja) データ処理システム
JPS61117651A (ja) インタ−フエイス装置
JPH05210616A (ja) コンピュータ装置
JPH09259074A (ja) メモリーアクセス回路

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees