JPS6124738B2 - - Google Patents
Info
- Publication number
- JPS6124738B2 JPS6124738B2 JP5520478A JP5520478A JPS6124738B2 JP S6124738 B2 JPS6124738 B2 JP S6124738B2 JP 5520478 A JP5520478 A JP 5520478A JP 5520478 A JP5520478 A JP 5520478A JP S6124738 B2 JPS6124738 B2 JP S6124738B2
- Authority
- JP
- Japan
- Prior art keywords
- processing device
- command
- circuit
- given
- write
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000000034 method Methods 0.000 claims description 16
- 238000013500 data storage Methods 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 2
- 230000002093 peripheral effect Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 1
Landscapes
- Multi Processors (AREA)
- Information Transfer Systems (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5520478A JPS54146555A (en) | 1978-05-09 | 1978-05-09 | Data transfer system between processors |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5520478A JPS54146555A (en) | 1978-05-09 | 1978-05-09 | Data transfer system between processors |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS54146555A JPS54146555A (en) | 1979-11-15 |
JPS6124738B2 true JPS6124738B2 (enrdf_load_stackoverflow) | 1986-06-12 |
Family
ID=12992128
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP5520478A Granted JPS54146555A (en) | 1978-05-09 | 1978-05-09 | Data transfer system between processors |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS54146555A (enrdf_load_stackoverflow) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63165854A (ja) * | 1986-12-27 | 1988-07-09 | Toshio Sato | 露光装置 |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6526491B2 (en) | 2001-03-22 | 2003-02-25 | Sony Corporation Entertainment Inc. | Memory protection system and method for computer architecture for broadband networks |
US6809734B2 (en) | 2001-03-22 | 2004-10-26 | Sony Computer Entertainment Inc. | Resource dedication system and method for a computer architecture for broadband networks |
US7093104B2 (en) | 2001-03-22 | 2006-08-15 | Sony Computer Entertainment Inc. | Processing modules for computer architecture for broadband networks |
US7231500B2 (en) | 2001-03-22 | 2007-06-12 | Sony Computer Entertainment Inc. | External data interface in a computer architecture for broadband networks |
US6826662B2 (en) * | 2001-03-22 | 2004-11-30 | Sony Computer Entertainment Inc. | System and method for data synchronization for a computer architecture for broadband networks |
US7233998B2 (en) * | 2001-03-22 | 2007-06-19 | Sony Computer Entertainment Inc. | Computer architecture and software cells for broadband networks |
US7024519B2 (en) | 2002-05-06 | 2006-04-04 | Sony Computer Entertainment Inc. | Methods and apparatus for controlling hierarchical cache memory |
-
1978
- 1978-05-09 JP JP5520478A patent/JPS54146555A/ja active Granted
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63165854A (ja) * | 1986-12-27 | 1988-07-09 | Toshio Sato | 露光装置 |
Also Published As
Publication number | Publication date |
---|---|
JPS54146555A (en) | 1979-11-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4737932A (en) | Processor | |
US4253147A (en) | Memory unit with pipelined cycle of operations | |
US4145761A (en) | Ram retention during power up and power down | |
JPS5847050B2 (ja) | 入出力割込みシステム | |
JPS6112586B2 (enrdf_load_stackoverflow) | ||
JPH06290115A (ja) | メモリ・エラーを検出し訂正するシステムとその方法 | |
JPS586178B2 (ja) | 通信アダプタ装置 | |
JPS63500476A (ja) | 直接メモリ−・アクセス・コントロ−ラ | |
US4314353A (en) | On chip ram interconnect to MPU bus | |
JPS6124738B2 (enrdf_load_stackoverflow) | ||
CA1178378A (en) | High-speed external memory system | |
JPS5941033A (ja) | 電子式計算機装置 | |
JP2622008B2 (ja) | 情報処理装置 | |
JPH051504B2 (enrdf_load_stackoverflow) | ||
JPS6077253A (ja) | 入出力命令制御方式 | |
JPH0370816B2 (enrdf_load_stackoverflow) | ||
JPH02181886A (ja) | 直線描画装置 | |
JPH0261741A (ja) | 集積回路装置 | |
JPH09146662A (ja) | サスペンド・レジューム方法およびコンピュータシステム | |
JPS58121468A (ja) | マルチプロセツサ装置 | |
JPS5985547A (ja) | マルチタスクプロセツサにおける排他的資源の管理方式 | |
JPH065521B2 (ja) | メツセージ・バツフア・システム | |
JPH07249983A (ja) | フィールドプログラム可能なゲートアレイのローディング方式 | |
JPS589274A (ja) | 書込デ−タバツフア制御装置 | |
JPH07175729A (ja) | バス接続方式 |