JPS61246858A - デ−タ先取り制御方式 - Google Patents
デ−タ先取り制御方式Info
- Publication number
- JPS61246858A JPS61246858A JP6580285A JP6580285A JPS61246858A JP S61246858 A JPS61246858 A JP S61246858A JP 6580285 A JP6580285 A JP 6580285A JP 6580285 A JP6580285 A JP 6580285A JP S61246858 A JPS61246858 A JP S61246858A
- Authority
- JP
- Japan
- Prior art keywords
- channel
- data
- main memory
- access request
- data buffer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP6580285A JPS61246858A (ja) | 1985-03-29 | 1985-03-29 | デ−タ先取り制御方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP6580285A JPS61246858A (ja) | 1985-03-29 | 1985-03-29 | デ−タ先取り制御方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61246858A true JPS61246858A (ja) | 1986-11-04 |
| JPH0522937B2 JPH0522937B2 (enrdf_load_stackoverflow) | 1993-03-31 |
Family
ID=13297520
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP6580285A Granted JPS61246858A (ja) | 1985-03-29 | 1985-03-29 | デ−タ先取り制御方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61246858A (enrdf_load_stackoverflow) |
-
1985
- 1985-03-29 JP JP6580285A patent/JPS61246858A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0522937B2 (enrdf_load_stackoverflow) | 1993-03-31 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP1012734B1 (en) | Address translation in computer bus bridge devices | |
| JPH0219945A (ja) | 主記憶制御装置 | |
| US6212543B1 (en) | Asymmetric write-only message queuing architecture | |
| JPS61246858A (ja) | デ−タ先取り制御方式 | |
| US5790892A (en) | Information handling system for modifying coherency response set to allow intervention of a read command so that the intervention is not allowed by the system memory | |
| KR940022284A (ko) | 공유메모리의 액세스 제어 방법 | |
| JPH0222748A (ja) | 不揮発生メモリ制御回路 | |
| JPH07160655A (ja) | メモリアクセス方式 | |
| JP2504528B2 (ja) | 主記憶制御装置間バス制御方式 | |
| JPS6349257B2 (enrdf_load_stackoverflow) | ||
| JPH0612363A (ja) | メモリ制御装置およびマルチプロセッサシステム | |
| KR960003650B1 (ko) | 컴퓨터 시스템의 성능향상을 위한 입출력 프로세서 | |
| JP3098550B2 (ja) | バス制御方式 | |
| JPH10247182A (ja) | マルチプロセッサシステム | |
| JPS61117651A (ja) | インタ−フエイス装置 | |
| JPH04117697A (ja) | マルチポートメモリ回路 | |
| JPS6267648A (ja) | 排他制御命令処理方式 | |
| JPH06314231A (ja) | 共用メモリアクセス制御方法 | |
| JPS6263351A (ja) | デイスクキヤツシユ装置 | |
| JPH02275549A (ja) | 中間バッファプリフェッチ制御方式 | |
| JPS61231654A (ja) | 記憶装置 | |
| JPS60195660A (ja) | Dma制御回路方式 | |
| JPH04154346A (ja) | 回線制御装置 | |
| JPH0236011B2 (enrdf_load_stackoverflow) | ||
| JPS6232551A (ja) | メモリアクセス制御装置 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| LAPS | Cancellation because of no payment of annual fees |