JPS61196348A - 入出力制御装置 - Google Patents

入出力制御装置

Info

Publication number
JPS61196348A
JPS61196348A JP3797485A JP3797485A JPS61196348A JP S61196348 A JPS61196348 A JP S61196348A JP 3797485 A JP3797485 A JP 3797485A JP 3797485 A JP3797485 A JP 3797485A JP S61196348 A JPS61196348 A JP S61196348A
Authority
JP
Japan
Prior art keywords
input
output
path
command
final status
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP3797485A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0574863B2 (enrdf_load_stackoverflow
Inventor
Hidehiko Tanaka
英彦 田中
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP3797485A priority Critical patent/JPS61196348A/ja
Publication of JPS61196348A publication Critical patent/JPS61196348A/ja
Publication of JPH0574863B2 publication Critical patent/JPH0574863B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/20Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/24Handling requests for interconnection or transfer for access to input/output bus using interrupt
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
JP3797485A 1985-02-27 1985-02-27 入出力制御装置 Granted JPS61196348A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP3797485A JPS61196348A (ja) 1985-02-27 1985-02-27 入出力制御装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3797485A JPS61196348A (ja) 1985-02-27 1985-02-27 入出力制御装置

Publications (2)

Publication Number Publication Date
JPS61196348A true JPS61196348A (ja) 1986-08-30
JPH0574863B2 JPH0574863B2 (enrdf_load_stackoverflow) 1993-10-19

Family

ID=12512536

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3797485A Granted JPS61196348A (ja) 1985-02-27 1985-02-27 入出力制御装置

Country Status (1)

Country Link
JP (1) JPS61196348A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPH0574863B2 (enrdf_load_stackoverflow) 1993-10-19

Similar Documents

Publication Publication Date Title
US3725864A (en) Input/output control
US5201053A (en) Dynamic polling of devices for nonsynchronous channel connection
JPS63113623A (ja) セクタバツフア制御方式
JPH077327B2 (ja) データ転送方法
US5507032A (en) Multiprocessor I/O request control system forming device drive queue and processor interrupt queue from rows and cells of I/O request table and interrupt request table
JP2550311B2 (ja) 磁気デイスクの多重制御方式
US8151028B2 (en) Information processing apparatus and control method thereof
JPS61196348A (ja) 入出力制御装置
JPS6191740A (ja) メモリ・アクセス制御方式
JPS59142655A (ja) 同時アクセス可能なメモリ制御方式
JPH0743687B2 (ja) データ記憶サブシステム
JP2525479B2 (ja) コマンド排他制御方法
JPH11212898A (ja) 周辺記憶制御装置およびそのデータ転送方法
JPS61202264A (ja) 入出力制御装置
JPH02291039A (ja) メモリ制御システム
JPS61166670A (ja) サ−ビスプロセツサバス切り替え方式
JPH0380470A (ja) 記憶制御装置
JPS61105660A (ja) 割込み制御方式
JPS6143369A (ja) マルチプロセツサシステム
JPS5920128B2 (ja) 入出力制御装置
JPH0430061B2 (enrdf_load_stackoverflow)
JPS63208960A (ja) 周辺制御装置
JPS63262743A (ja) チヤネル制御方式
JPS6225359A (ja) 情報処理システムにおける処理要求制御方式
JPH02270439A (ja) オーダ実行制御回路