JPS61168740U - - Google Patents

Info

Publication number
JPS61168740U
JPS61168740U JP5194285U JP5194285U JPS61168740U JP S61168740 U JPS61168740 U JP S61168740U JP 5194285 U JP5194285 U JP 5194285U JP 5194285 U JP5194285 U JP 5194285U JP S61168740 U JPS61168740 U JP S61168740U
Authority
JP
Japan
Prior art keywords
terminal device
timing signal
output
speed
adapter
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP5194285U
Other languages
Japanese (ja)
Other versions
JPH0328614Y2 (en
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1985051942U priority Critical patent/JPH0328614Y2/ja
Publication of JPS61168740U publication Critical patent/JPS61168740U/ja
Application granted granted Critical
Publication of JPH0328614Y2 publication Critical patent/JPH0328614Y2/ja
Expired legal-status Critical Current

Links

Description

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本考案の実施例を示すブロツク図、第
2図は第1図の要部の詳細を示す説明図、第3図
は電源装置の回路図、第4図は従来方式を説明す
るブロツク図である。 図面で10はアダプタ、20はモデム、ST1
,ST2′は低速タイミング信号、ST2,ST
1′は高速タイミング信号、12は周波数逓倍回
路である。
Fig. 1 is a block diagram showing an embodiment of the present invention, Fig. 2 is an explanatory diagram showing details of the main parts of Fig. 1, Fig. 3 is a circuit diagram of the power supply device, and Fig. 4 explains the conventional system. It is a block diagram. In the drawing, 10 is an adapter, 20 is a modem, and ST1
, ST2' are low-speed timing signals, ST2, ST
1' is a high-speed timing signal, and 12 is a frequency multiplier circuit.

Claims (1)

【実用新案登録請求の範囲】 同期式モデムと、各々異なるデータ伝送速度で
動作する複数の端末装置との間に介設されるアダ
プタであつて、 端末装置のうち低速で動作する端末装置の出力
するタイミング信号に同期して高速で動作する端
末装置のタイミング信号を発生する周波数逓倍回
路を備え、前記低速の端末装置が出力する低速タ
イミング信号に同期した高速タイミング信号を前
記高速の端末装置及びモデムへ出力するようにさ
れてなることを特徴とする同期式モデム用のアダ
プタ。
[Claims for Utility Model Registration] An adapter interposed between a synchronous modem and a plurality of terminal devices each operating at different data transmission speeds, the output of the terminal device operating at a lower speed among the terminal devices. a frequency multiplier circuit that generates a timing signal for a terminal device operating at high speed in synchronization with a timing signal outputted by the low-speed terminal device; An adapter for a synchronous modem, characterized in that it is configured to output to.
JP1985051942U 1985-04-08 1985-04-08 Expired JPH0328614Y2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1985051942U JPH0328614Y2 (en) 1985-04-08 1985-04-08

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1985051942U JPH0328614Y2 (en) 1985-04-08 1985-04-08

Publications (2)

Publication Number Publication Date
JPS61168740U true JPS61168740U (en) 1986-10-20
JPH0328614Y2 JPH0328614Y2 (en) 1991-06-19

Family

ID=30571443

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1985051942U Expired JPH0328614Y2 (en) 1985-04-08 1985-04-08

Country Status (1)

Country Link
JP (1) JPH0328614Y2 (en)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS56110363A (en) * 1980-02-06 1981-09-01 Fujitsu Ltd Multiplexing circuit using pll

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS56110363A (en) * 1980-02-06 1981-09-01 Fujitsu Ltd Multiplexing circuit using pll

Also Published As

Publication number Publication date
JPH0328614Y2 (en) 1991-06-19

Similar Documents

Publication Publication Date Title
JPS61168740U (en)
JPS583780U (en) Synchronous pulse signal generation circuit
JPS58129761U (en) Balanced transmission receiver circuit
JPS59147244U (en) Serial data transfer device in oil supply system
JPS61188195U (en)
JPS63174016U (en)
JPS59120481U (en) Synchronization detection device in power system
JPS59121955U (en) Data sampling signal generation circuit
JPS61165065U (en)
JPS6271944U (en)
JPS61195652U (en)
JPH03113444U (en)
JPH01155550U (en)
JPS6341716U (en)
JPS58119253U (en) 2-wire half-duplex communication modem
JPH01160551U (en)
JPH028247U (en)
JPS63142937U (en)
JPS5830362U (en) Pulse receiver circuit
JPS60117299U (en) Power extraction mechanism from marine main engine flywheel to generator
JPS6428038U (en)
JPS6356833U (en)
JPS6315643U (en)
JPS62112230U (en)
JPS6413829U (en)