JPS58119253U - 2-wire half-duplex communication modem - Google Patents

2-wire half-duplex communication modem

Info

Publication number
JPS58119253U
JPS58119253U JP12645581U JP12645581U JPS58119253U JP S58119253 U JPS58119253 U JP S58119253U JP 12645581 U JP12645581 U JP 12645581U JP 12645581 U JP12645581 U JP 12645581U JP S58119253 U JPS58119253 U JP S58119253U
Authority
JP
Japan
Prior art keywords
data
duplex communication
communication modem
wire half
wire
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP12645581U
Other languages
Japanese (ja)
Inventor
海老原 清治
Original Assignee
株式会社東芝
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 株式会社東芝 filed Critical 株式会社東芝
Priority to JP12645581U priority Critical patent/JPS58119253U/en
Publication of JPS58119253U publication Critical patent/JPS58119253U/en
Pending legal-status Critical Current

Links

Landscapes

  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
  • Bidirectional Digital Transmission (AREA)
  • Communication Control (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は従来のモデムを説明するためのブロック図。第
2図は従来のモデムの動作を説明するための多イミング
チヤード。第3図は本考案のモデムを説明するためのブ
ロック図。第4図は本考案モデルの要部ブロック図。第
5図は本考案モデムの動作を説明するためのタイミング
チャートであ、  る。 20・・・・・・(本考案の)モデム、21・・・・・
・データ復調回路、22・・・・・・遅延回路、23・
・・・・・シフトレジスタ、24・・・・・・クロック
パルス発生回路。 (10) (″−リアリー qじ司f”yYt) (−ラY2) (14) (キャリアx2)。 (5)−− 1t1− At2−t、し        ゛
FIG. 1 is a block diagram for explaining a conventional modem. FIG. 2 is a multi-imaging yard for explaining the operation of a conventional modem. FIG. 3 is a block diagram for explaining the modem of the present invention. Figure 4 is a block diagram of the main parts of the proposed model. FIG. 5 is a timing chart for explaining the operation of the modem of the present invention. 20...Modem (of the present invention), 21...
・Data demodulation circuit, 22...Delay circuit, 23.
...Shift register, 24...Clock pulse generation circuit. (10) (″-Real qjijif”yYt) (-RaY2) (14) (Carrier x2). (5) -- 1t1- At2-t, ゛

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] 2線式回線からデータを取゛り込み復調するデータ復調
回路に直列に、前記データを所定時間遅延させる遅延回
路を接続し、データを遅延させてデータ送受装置へ送出
することを特徴とする2線式半二重通信用モデム。
A delay circuit that delays the data for a predetermined time is connected in series with a data demodulation circuit that takes in and demodulates data from a two-wire line, and the data is delayed and sent to the data transmitting/receiving device. Modem for wire half-duplex communication.
JP12645581U 1981-08-28 1981-08-28 2-wire half-duplex communication modem Pending JPS58119253U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP12645581U JPS58119253U (en) 1981-08-28 1981-08-28 2-wire half-duplex communication modem

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP12645581U JPS58119253U (en) 1981-08-28 1981-08-28 2-wire half-duplex communication modem

Publications (1)

Publication Number Publication Date
JPS58119253U true JPS58119253U (en) 1983-08-13

Family

ID=30101390

Family Applications (1)

Application Number Title Priority Date Filing Date
JP12645581U Pending JPS58119253U (en) 1981-08-28 1981-08-28 2-wire half-duplex communication modem

Country Status (1)

Country Link
JP (1) JPS58119253U (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02285750A (en) * 1989-04-26 1990-11-26 Toshiba Electric Appliance Co Ltd Communication controller

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02285750A (en) * 1989-04-26 1990-11-26 Toshiba Electric Appliance Co Ltd Communication controller

Similar Documents

Publication Publication Date Title
JPS58119253U (en) 2-wire half-duplex communication modem
JPS5828452U (en) 2-wire half-duplex communication modem
JPS5830362U (en) Pulse receiver circuit
JPS6133546U (en) data transfer device
JPS5816961U (en) modem
JPS593654U (en) 2-wire bidirectional transmission device
JPS5857154U (en) Dial reception control circuit
JPS5911553U (en) Serial data transmitter
JPS60124175U (en) Main clock device of electronic exchange
JPS5896352U (en) Information collection control device
JPS60181948U (en) Serial synchronous interface device
JPS59121955U (en) Data sampling signal generation circuit
JPS5957033U (en) Specified number pulse generation circuit
JPS6135460U (en) Modem test equipment
JPS6124860U (en) MFM signal demodulator
JPS5929858U (en) 2-wire transmission circuit
JPS586435U (en) Multiphase generation circuit
JPS6079857U (en) terminal device
JPS6047356U (en) Signal polarity conversion circuit
JPS60136559U (en) Receiving device for multiplex transmission
JPS6428038U (en)
JPS60132059U (en) data transmission circuit
JPS62112230U (en)
JPS5950150U (en) Carrier detection delay circuit in acoustic coupling device
JPS59162673U (en) Radar distance calibration device