JPS61145589A - メモリ制御装置 - Google Patents
メモリ制御装置Info
- Publication number
- JPS61145589A JPS61145589A JP59268158A JP26815884A JPS61145589A JP S61145589 A JPS61145589 A JP S61145589A JP 59268158 A JP59268158 A JP 59268158A JP 26815884 A JP26815884 A JP 26815884A JP S61145589 A JPS61145589 A JP S61145589A
- Authority
- JP
- Japan
- Prior art keywords
- signal
- logic
- output
- address
- predetermined value
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000015654 memory Effects 0.000 title claims description 22
- 238000000034 method Methods 0.000 claims description 6
- 238000010586 diagram Methods 0.000 description 6
- 208000030507 AIDS Diseases 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
Landscapes
- Memory System (AREA)
- Controls And Circuits For Display Device (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59268158A JPS61145589A (ja) | 1984-12-19 | 1984-12-19 | メモリ制御装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59268158A JPS61145589A (ja) | 1984-12-19 | 1984-12-19 | メモリ制御装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS61145589A true JPS61145589A (ja) | 1986-07-03 |
JPH048799B2 JPH048799B2 (enrdf_load_stackoverflow) | 1992-02-18 |
Family
ID=17454706
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP59268158A Granted JPS61145589A (ja) | 1984-12-19 | 1984-12-19 | メモリ制御装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS61145589A (enrdf_load_stackoverflow) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02117591U (enrdf_load_stackoverflow) * | 1989-03-09 | 1990-09-20 | ||
JPH03134698A (ja) * | 1989-10-12 | 1991-06-07 | Internatl Business Mach Corp <Ibm> | デイスプレイ・システム |
-
1984
- 1984-12-19 JP JP59268158A patent/JPS61145589A/ja active Granted
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02117591U (enrdf_load_stackoverflow) * | 1989-03-09 | 1990-09-20 | ||
JPH03134698A (ja) * | 1989-10-12 | 1991-06-07 | Internatl Business Mach Corp <Ibm> | デイスプレイ・システム |
Also Published As
Publication number | Publication date |
---|---|
JPH048799B2 (enrdf_load_stackoverflow) | 1992-02-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4833657A (en) | Semiconductor frame buffer memory | |
JPS60200287A (ja) | 記憶装置 | |
JPS59135695A (ja) | 半導体記憶装置 | |
KR950014551B1 (ko) | 반도체기억장치 및 그 출력제어방법 | |
JP2549601B2 (ja) | レジスタ制御回路 | |
JPS61145589A (ja) | メモリ制御装置 | |
US5235691A (en) | Main memory initializing system | |
JPH06167958A (ja) | 記憶装置 | |
US5291456A (en) | Data storage control device | |
US4388707A (en) | Memory selecting system | |
JPS5888890A (ja) | 情報処理装置 | |
JPS6348688A (ja) | メモリ装置 | |
JPS6232818B2 (enrdf_load_stackoverflow) | ||
JPS59106024A (ja) | Dma制御装置 | |
JPS62180585A (ja) | チツプセレクト回路 | |
JPS5958698A (ja) | 半導体集積記憶装置 | |
JPS6035393A (ja) | 読出し専用メモリ | |
JPS6054055A (ja) | 記憶装置 | |
JPS6292051A (ja) | メモリ装置 | |
JPS622337A (ja) | メモリ拡張方式 | |
JPS63305447A (ja) | メモリアクセス制御回路 | |
JPH0713533A (ja) | Lsiの信号線割り当て方式 | |
JPS60129786A (ja) | 画像メモリ装置 | |
JPS6218696A (ja) | メモリ書込方式 | |
JPH05206398A (ja) | 半導体記憶装置 |