JPS61123938A - 入出力制御装置のリトライ方式 - Google Patents

入出力制御装置のリトライ方式

Info

Publication number
JPS61123938A
JPS61123938A JP59245772A JP24577284A JPS61123938A JP S61123938 A JPS61123938 A JP S61123938A JP 59245772 A JP59245772 A JP 59245772A JP 24577284 A JP24577284 A JP 24577284A JP S61123938 A JPS61123938 A JP S61123938A
Authority
JP
Japan
Prior art keywords
transfer
data
signal
retry
service
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59245772A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0154730B2 (enrdf_load_stackoverflow
Inventor
Kazuyoshi Miyazawa
一良 宮澤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP59245772A priority Critical patent/JPS61123938A/ja
Publication of JPS61123938A publication Critical patent/JPS61123938A/ja
Publication of JPH0154730B2 publication Critical patent/JPH0154730B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/14—Error detection or correction of the data by redundancy in operation

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Retry When Errors Occur (AREA)
JP59245772A 1984-11-20 1984-11-20 入出力制御装置のリトライ方式 Granted JPS61123938A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59245772A JPS61123938A (ja) 1984-11-20 1984-11-20 入出力制御装置のリトライ方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59245772A JPS61123938A (ja) 1984-11-20 1984-11-20 入出力制御装置のリトライ方式

Publications (2)

Publication Number Publication Date
JPS61123938A true JPS61123938A (ja) 1986-06-11
JPH0154730B2 JPH0154730B2 (enrdf_load_stackoverflow) 1989-11-21

Family

ID=17138581

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59245772A Granted JPS61123938A (ja) 1984-11-20 1984-11-20 入出力制御装置のリトライ方式

Country Status (1)

Country Link
JP (1) JPS61123938A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPH0154730B2 (enrdf_load_stackoverflow) 1989-11-21

Similar Documents

Publication Publication Date Title
EP0412268B1 (en) Apparatus for interconnecting a control unit having a parallel bus with a channel having a serial link
US4860244A (en) Buffer system for input/output portion of digital data processing system
US4271466A (en) Direct memory access control system with byte/word control of data bus
US3789365A (en) Processor interrupt system
US4041473A (en) Computer input/output control apparatus
US6055598A (en) Arrangement and method for allowing sequence-independent command responses across a computer bus bridge
JPS61123938A (ja) 入出力制御装置のリトライ方式
CA2025657C (en) Method and apparatus for preventing bus contention problems between two processors
JPS595331A (ja) 磁気デイスク・サブシステムにおける待ち合せ方式
US5125079A (en) Method for controlling the data transmission of a central unit interfacing control circuit and circuit arrangement for the implementation of the method
JPS63228856A (ja) 通信制御装置
EP0609083A1 (en) Information transfer in a data processing system
JPH0831077B2 (ja) 入出力サブシステムのチャネルパス負荷率均等化方法
JP2803270B2 (ja) Ｓｃｓｉホストアダプタ回路
JP2504515B2 (ja) テスト・チャネル命令の実行制御方式
JP2667285B2 (ja) 割込制御装置
JPH0429101B2 (enrdf_load_stackoverflow)
JPS63157239A (ja) デ−タ処理装置
JPH02730B2 (enrdf_load_stackoverflow)
JPS60144820A (ja) 入出力チヤネル処理装置
JPS63153635A (ja) デ−タ転送速度指定方式
JPH0447345B2 (enrdf_load_stackoverflow)
JPS5853367B2 (ja) セイギヨソウチソウゴセツゾクホウシキ
JPS6337454A (ja) 非同期転送制御装置
JPH01205363A (ja) 直接メモリアクセス状態判定回路