JPS61120259A - 入出力命令実行方法 - Google Patents

入出力命令実行方法

Info

Publication number
JPS61120259A
JPS61120259A JP24134784A JP24134784A JPS61120259A JP S61120259 A JPS61120259 A JP S61120259A JP 24134784 A JP24134784 A JP 24134784A JP 24134784 A JP24134784 A JP 24134784A JP S61120259 A JPS61120259 A JP S61120259A
Authority
JP
Japan
Prior art keywords
instruction
input
chp
channel
output instruction
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP24134784A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0352097B2 (cs
Inventor
Koji Mori
毛利　康治
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP24134784A priority Critical patent/JPS61120259A/ja
Publication of JPS61120259A publication Critical patent/JPS61120259A/ja
Publication of JPH0352097B2 publication Critical patent/JPH0352097B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
JP24134784A 1984-11-15 1984-11-15 入出力命令実行方法 Granted JPS61120259A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP24134784A JPS61120259A (ja) 1984-11-15 1984-11-15 入出力命令実行方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP24134784A JPS61120259A (ja) 1984-11-15 1984-11-15 入出力命令実行方法

Publications (2)

Publication Number Publication Date
JPS61120259A true JPS61120259A (ja) 1986-06-07
JPH0352097B2 JPH0352097B2 (cs) 1991-08-08

Family

ID=17072943

Family Applications (1)

Application Number Title Priority Date Filing Date
JP24134784A Granted JPS61120259A (ja) 1984-11-15 1984-11-15 入出力命令実行方法

Country Status (1)

Country Link
JP (1) JPS61120259A (cs)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6693517B2 (en) 2000-04-21 2004-02-17 Donnelly Corporation Vehicle mirror assembly communicating wirelessly with vehicle accessories and occupants

Also Published As

Publication number Publication date
JPH0352097B2 (cs) 1991-08-08

Similar Documents

Publication Publication Date Title
CA1241762A (en) Interrupt mechanism for multi-microprocessing system having multiple busses
US5507032A (en) Multiprocessor I/O request control system forming device drive queue and processor interrupt queue from rows and cells of I/O request table and interrupt request table
KR100708096B1 (ko) 버스 시스템 및 그 실행 순서 조정방법
JPS61120259A (ja) 入出力命令実行方法
EP0164972A2 (en) Shared memory multiprocessor system
US5307468A (en) Data processing system and method for controlling the latter as well as a CPU board
JP3791463B2 (ja) 演算装置及びデータ転送システム
JPH0544696B2 (cs)
JP3278793B2 (ja) 二重化システムのバス調停方法及び二重化システム
KR19990071122A (ko) 다중 프로세서 회로
KR920003283B1 (ko) 다중처리기 시스템에서의 인터럽트 방법
JP2568714B2 (ja) 分散制御処理装置
JPS62175851A (ja) メモリ管理システム
JPH0573506A (ja) マルチプロセツサシステム
JPH02241191A (ja) コマンド待ち行列面切替え方式
JPH07306843A (ja) クロス接続装置
JPH0354374B2 (cs)
JPH03122744A (ja) コンピュータシステム
JPH04274524A (ja) プロセス間通信制御方式
JPH1115792A (ja) マルチマイクロプロセッサシステム
JPS60221846A (ja) 主記憶装置
JPH0238279A (ja) データ伝送制御装置
JPH04100168A (ja) マルチプロセッサシステム
JPH05128076A (ja) 情報処理制御システム
JPH0427584B2 (cs)

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees