JPS61118028A - 自動等化器 - Google Patents

自動等化器

Info

Publication number
JPS61118028A
JPS61118028A JP24004784A JP24004784A JPS61118028A JP S61118028 A JPS61118028 A JP S61118028A JP 24004784 A JP24004784 A JP 24004784A JP 24004784 A JP24004784 A JP 24004784A JP S61118028 A JPS61118028 A JP S61118028A
Authority
JP
Japan
Prior art keywords
circuit
output
register
input
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP24004784A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0582092B2 (enExample
Inventor
Satoshi Hiraide
智 平出
Toshio Suzuki
敏夫 鈴木
Takashi Shinozuka
篠塚 孝
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP24004784A priority Critical patent/JPS61118028A/ja
Publication of JPS61118028A publication Critical patent/JPS61118028A/ja
Publication of JPH0582092B2 publication Critical patent/JPH0582092B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04BTRANSMISSION
    • H04B3/00Line transmission systems
    • H04B3/02Details
    • H04B3/04Control of transmission; Equalising
    • H04B3/10Control of transmission; Equalising by pilot signal

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
JP24004784A 1984-11-14 1984-11-14 自動等化器 Granted JPS61118028A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP24004784A JPS61118028A (ja) 1984-11-14 1984-11-14 自動等化器

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP24004784A JPS61118028A (ja) 1984-11-14 1984-11-14 自動等化器

Publications (2)

Publication Number Publication Date
JPS61118028A true JPS61118028A (ja) 1986-06-05
JPH0582092B2 JPH0582092B2 (enExample) 1993-11-17

Family

ID=17053683

Family Applications (1)

Application Number Title Priority Date Filing Date
JP24004784A Granted JPS61118028A (ja) 1984-11-14 1984-11-14 自動等化器

Country Status (1)

Country Link
JP (1) JPS61118028A (enExample)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5022847A (enExample) * 1973-06-28 1975-03-11

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5022847A (enExample) * 1973-06-28 1975-03-11

Also Published As

Publication number Publication date
JPH0582092B2 (enExample) 1993-11-17

Similar Documents

Publication Publication Date Title
US4543534A (en) Offset compensated switched capacitor circuits
US5703589A (en) Switched capacitor input sampling circuit and method for delta sigma modulator
JPS6162241A (ja) スイツチトキヤパシタ自動線路等化器
JPS60260222A (ja) 適応可変スイツチトキヤパシタフイルタ
JPS6184703A (ja) 制御装置
US3999171A (en) Analog signal storage using recirculating CCD shift register with loss compensation
KR910001052B1 (ko) 클럭 성형 회로
US3686577A (en) Sampling and holding system for analog signals
US6259316B1 (en) Low voltage buffer amplifier for high speed sample and hold applications
JPS61118028A (ja) 自動等化器
US5815104A (en) Method and apparatus for digital to analog conversion
Carusone et al. Analog filter adaptation using a dithered linear search algorithm
JPS59181719A (ja) オフセツト補償回路
JPH10190364A (ja) 増幅器用の低雑音配置
JPS6210446B2 (enExample)
JPS586607A (ja) 利得可変増幅器
JPS63112872A (ja) 波形等化回路
JPH043613A (ja) デジタル信号処理方式
KR100201401B1 (ko) 샘플/홀드 회로
JP3008625B2 (ja) ブリッジタップ自動等化器
JPS62122465A (ja) クランプ回路
JPS57145446A (en) Automatic equalizer
JPS59191931A (ja) アナログ・デイジタル変換装置
JPH0865284A (ja) 自動位相制御装置
JPS5985512A (ja) 位置制御装置