JPS61113196A - バイアス電圧発生回路 - Google Patents
バイアス電圧発生回路Info
- Publication number
- JPS61113196A JPS61113196A JP59234609A JP23460984A JPS61113196A JP S61113196 A JPS61113196 A JP S61113196A JP 59234609 A JP59234609 A JP 59234609A JP 23460984 A JP23460984 A JP 23460984A JP S61113196 A JPS61113196 A JP S61113196A
- Authority
- JP
- Japan
- Prior art keywords
- transistor
- bias voltage
- voltage
- transistors
- drain
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Read Only Memory (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59234609A JPS61113196A (ja) | 1984-11-07 | 1984-11-07 | バイアス電圧発生回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59234609A JPS61113196A (ja) | 1984-11-07 | 1984-11-07 | バイアス電圧発生回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS61113196A true JPS61113196A (ja) | 1986-05-31 |
JPH0249000B2 JPH0249000B2 (enrdf_load_stackoverflow) | 1990-10-26 |
Family
ID=16973718
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP59234609A Granted JPS61113196A (ja) | 1984-11-07 | 1984-11-07 | バイアス電圧発生回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS61113196A (enrdf_load_stackoverflow) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5353252A (en) * | 1990-04-27 | 1994-10-04 | Nec Corporation | Semiconductor integrated circuit device having digit line biasing means |
US5694362A (en) * | 1996-06-24 | 1997-12-02 | International Business Machines Corporation | Method and apparatus for high speed comparison |
-
1984
- 1984-11-07 JP JP59234609A patent/JPS61113196A/ja active Granted
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5353252A (en) * | 1990-04-27 | 1994-10-04 | Nec Corporation | Semiconductor integrated circuit device having digit line biasing means |
US5694362A (en) * | 1996-06-24 | 1997-12-02 | International Business Machines Corporation | Method and apparatus for high speed comparison |
Also Published As
Publication number | Publication date |
---|---|
JPH0249000B2 (enrdf_load_stackoverflow) | 1990-10-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5253201A (en) | Writing control circuit employed in non-volatile semiconductor memory device | |
US5717324A (en) | Intermediate potential generation circuit | |
US6233189B1 (en) | Semiconductor memory device | |
JPH06507039A (ja) | 不揮発性プログラム/消去可能な相互接続セル | |
JP3532721B2 (ja) | 定電圧発生回路 | |
US4542485A (en) | Semiconductor integrated circuit | |
JP2005050421A (ja) | 半導体記憶装置 | |
JPS63188896A (ja) | 不揮発性半導体メモリ | |
KR910000389B1 (ko) | 불휘발성 반도체 기억장치 | |
JPH02187994A (ja) | 半導体記憶装置 | |
JPH02172099A (ja) | 半導体メモリ集積回路 | |
US4974206A (en) | Nonvolatile semiconductor memory device having reference potential generating circuit | |
US6291862B1 (en) | Supply voltage reduction circuit for integrated circuit | |
JPH023187A (ja) | 不揮発性半導体メモリ | |
US6535427B1 (en) | Nonvolatile semiconductor memory device with initialization circuit and control method thereof | |
JPH0323999B2 (enrdf_load_stackoverflow) | ||
JP2002008386A (ja) | 半導体集積回路装置 | |
US6157577A (en) | Memory device voltage steering technique | |
JPS61113196A (ja) | バイアス電圧発生回路 | |
US6956781B2 (en) | Amplifier and semiconductor storage device using the same | |
US5295113A (en) | Flash memory source inhibit generator | |
KR100275609B1 (ko) | 비휘발성 반도체 기억 장치 | |
JP3182917B2 (ja) | 負電圧バイアス回路及び半導体記憶装置 | |
JP2865388B2 (ja) | 半導体記憶装置 | |
JPH04232695A (ja) | Eepromアナログスイッチ |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
EXPY | Cancellation because of completion of term |