JPS6072319A - 集積回路 - Google Patents
集積回路Info
- Publication number
- JPS6072319A JPS6072319A JP58179633A JP17963383A JPS6072319A JP S6072319 A JPS6072319 A JP S6072319A JP 58179633 A JP58179633 A JP 58179633A JP 17963383 A JP17963383 A JP 17963383A JP S6072319 A JPS6072319 A JP S6072319A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- transistor
- output
- transistors
- invertor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000000295 complement effect Effects 0.000 claims description 3
- 230000000630 rising effect Effects 0.000 abstract 1
- 238000010586 diagram Methods 0.000 description 9
- 230000000694 effects Effects 0.000 description 2
- 239000011159 matrix material Substances 0.000 description 2
- 230000007423 decrease Effects 0.000 description 1
- 238000009958 sewing Methods 0.000 description 1
- 238000004904 shortening Methods 0.000 description 1
- 239000000758 substrate Substances 0.000 description 1
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
- G05F3/02—Regulating voltage or current
- G05F3/08—Regulating voltage or current wherein the variable is DC
- G05F3/10—Regulating voltage or current wherein the variable is DC using uncontrolled devices with non-linear characteristics
- G05F3/16—Regulating voltage or current wherein the variable is DC using uncontrolled devices with non-linear characteristics being semiconductor devices
- G05F3/20—Regulating voltage or current wherein the variable is DC using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations
- G05F3/26—Current mirrors
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Nonlinear Science (AREA)
- Electromagnetism (AREA)
- General Physics & Mathematics (AREA)
- Radar, Positioning & Navigation (AREA)
- Automation & Control Theory (AREA)
- Tests Of Electronic Circuits (AREA)
- Logic Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58179633A JPS6072319A (ja) | 1983-09-28 | 1983-09-28 | 集積回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58179633A JPS6072319A (ja) | 1983-09-28 | 1983-09-28 | 集積回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6072319A true JPS6072319A (ja) | 1985-04-24 |
| JPH0430764B2 JPH0430764B2 (enrdf_load_stackoverflow) | 1992-05-22 |
Family
ID=16069172
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58179633A Granted JPS6072319A (ja) | 1983-09-28 | 1983-09-28 | 集積回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6072319A (enrdf_load_stackoverflow) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9160315B2 (en) | 2013-01-31 | 2015-10-13 | Socionext Inc. | Ring oscillator and semiconductor device |
| US9240247B2 (en) | 2012-07-02 | 2016-01-19 | Socionext Inc. | Ring oscillator and semiconductor device |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS564932A (en) * | 1979-06-25 | 1981-01-19 | Hitachi Ltd | Tristate circuit |
| JPS5896427A (ja) * | 1981-12-03 | 1983-06-08 | Toshiba Corp | Mos形論理回路 |
-
1983
- 1983-09-28 JP JP58179633A patent/JPS6072319A/ja active Granted
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS564932A (en) * | 1979-06-25 | 1981-01-19 | Hitachi Ltd | Tristate circuit |
| JPS5896427A (ja) * | 1981-12-03 | 1983-06-08 | Toshiba Corp | Mos形論理回路 |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9240247B2 (en) | 2012-07-02 | 2016-01-19 | Socionext Inc. | Ring oscillator and semiconductor device |
| US9160315B2 (en) | 2013-01-31 | 2015-10-13 | Socionext Inc. | Ring oscillator and semiconductor device |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0430764B2 (enrdf_load_stackoverflow) | 1992-05-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8188767B2 (en) | Logic circuit and method of logic circuit design | |
| US7716625B2 (en) | Logic circuit and method of logic circuit design | |
| JPS6367371B2 (enrdf_load_stackoverflow) | ||
| US4692634A (en) | Selectable multi-input CMOS data register | |
| JPS6072319A (ja) | 集積回路 | |
| JP2827062B2 (ja) | 集積回路 | |
| US5019727A (en) | Semiconductor integrated circuit having a decoding and level shifting function | |
| JPS6390206A (ja) | ラッチ回路 | |
| US6933743B2 (en) | Dual mode analog differential and CMOS logic circuit | |
| US7512856B2 (en) | Register circuit, scanning register circuit utilizing register circuits and scanning method thereof | |
| JP2527199Y2 (ja) | Icのテストモード設定回路 | |
| JP3200132B2 (ja) | マルチプレクサ回路 | |
| JPH02232577A (ja) | 出力回路 | |
| JP2599396B2 (ja) | 排他的論理回路 | |
| JPH01123517A (ja) | シュミットトリガ回路 | |
| JPH02180426A (ja) | レベルシフト回路 | |
| JP2569750B2 (ja) | 同期型ドライバ回路 | |
| KR940000267B1 (ko) | 직렬 비교기 집적회로 | |
| JPH05259893A (ja) | 半導体集積回路 | |
| JP2818500B2 (ja) | 半導体集積回路 | |
| JP3143022B2 (ja) | J−kフリップフロップ回路 | |
| JPH0349410A (ja) | セット優先セットリセット付cmosラッチ回路 | |
| JPS6362412A (ja) | 論理ゲ−ト回路 | |
| JPS6331219A (ja) | 出力バツフア回路 | |
| JP2000183705A (ja) | 遅延回路 |