JPS6064454A - チツプキヤリアおよびその製造方法 - Google Patents

チツプキヤリアおよびその製造方法

Info

Publication number
JPS6064454A
JPS6064454A JP17260383A JP17260383A JPS6064454A JP S6064454 A JPS6064454 A JP S6064454A JP 17260383 A JP17260383 A JP 17260383A JP 17260383 A JP17260383 A JP 17260383A JP S6064454 A JPS6064454 A JP S6064454A
Authority
JP
Japan
Prior art keywords
package
metal plate
conductive path
chip
metal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP17260383A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6352469B2 (enrdf_load_stackoverflow
Inventor
Tomoji Watanabe
智司 渡辺
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Yamamoto Seisakusho Inc
Original Assignee
Yamamoto Seisakusho Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Yamamoto Seisakusho Inc filed Critical Yamamoto Seisakusho Inc
Priority to JP17260383A priority Critical patent/JPS6064454A/ja
Publication of JPS6064454A publication Critical patent/JPS6064454A/ja
Publication of JPS6352469B2 publication Critical patent/JPS6352469B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49805Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers the leads being also applied on the sidewalls or the bottom of the substrate, e.g. leadless packages for surface mounting
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Lead Frames For Integrated Circuits (AREA)
JP17260383A 1983-09-19 1983-09-19 チツプキヤリアおよびその製造方法 Granted JPS6064454A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP17260383A JPS6064454A (ja) 1983-09-19 1983-09-19 チツプキヤリアおよびその製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP17260383A JPS6064454A (ja) 1983-09-19 1983-09-19 チツプキヤリアおよびその製造方法

Publications (2)

Publication Number Publication Date
JPS6064454A true JPS6064454A (ja) 1985-04-13
JPS6352469B2 JPS6352469B2 (enrdf_load_stackoverflow) 1988-10-19

Family

ID=15944917

Family Applications (1)

Application Number Title Priority Date Filing Date
JP17260383A Granted JPS6064454A (ja) 1983-09-19 1983-09-19 チツプキヤリアおよびその製造方法

Country Status (1)

Country Link
JP (1) JPS6064454A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63246852A (ja) * 1987-04-02 1988-10-13 Ibiden Co Ltd 半導体塔載用基板の製造方法

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63246852A (ja) * 1987-04-02 1988-10-13 Ibiden Co Ltd 半導体塔載用基板の製造方法

Also Published As

Publication number Publication date
JPS6352469B2 (enrdf_load_stackoverflow) 1988-10-19

Similar Documents

Publication Publication Date Title
US3885304A (en) Electric circuit arrangement and method of making the same
JPH11186468A (ja) 半導体装置
US3919602A (en) Electric circuit arrangement and method of making the same
JPH01235170A (ja) マイクロ入出力ピンおよびその製造方法
KR920000076B1 (ko) 반도체장치
CN103098565B (zh) 元器件内置基板
US10178768B2 (en) Mounting substrate, method for manufacturing a mounting substrate, and mounted structure including an electronic component
JP4288277B2 (ja) 半導体装置
JP2016207860A (ja) 半導体装置用リードフレームおよびその製造方法
JPS6064454A (ja) チツプキヤリアおよびその製造方法
JPH025014B2 (enrdf_load_stackoverflow)
JPS62285432A (ja) 電気的接続材料のマイクロ形成方法
JP3699573B2 (ja) 半導体装置とそれに用いられる回路部材およびそれらの製造方法
JPH0653383A (ja) 半導体素子搭載用基板の製造方法
JPS58134450A (ja) 半導体装置およびその製造方法
TWI291239B (en) Manufacturing method for chip package structure
TW201826415A (zh) 封裝基板及其製法
JPH0982752A (ja) 半導体装置
JPS61166148A (ja) 多層混成集積回路装置
JPH0621248Y2 (ja) ピングリッドアレイパッケージ用回路基板
JPS6155247B2 (enrdf_load_stackoverflow)
JP2004319578A (ja) 実装基板の製造方法および回路装置の製造方法
JPS5871644A (ja) 半導体装置
JPH01257394A (ja) プリント配線板の製造方法
JPH10200009A (ja) リードフレーム部材とリードフレーム部材の製造方法